{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:19:33Z","timestamp":1729624773673,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226082","type":"proceedings-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T01:01:14Z","timestamp":1513904474000},"page":"381-386","source":"Crossref","is-referenced-by-count":3,"title":["A decomposition-based system level synthesis method for heterogeneous multiprocessor architectures"],"prefix":"10.1109","author":[{"given":"Gyorgy","family":"Racz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Arato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2005.02.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/309847.309931","article-title":"Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System","author":"grajcar","year":"1999","journal-title":"Proceedings of the 36th ACM\/IEEE Conference on Design Automation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.05.006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.05.024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3311\/PPee.7024"},{"key":"ref16","first-page":"6","article-title":"Force-Directed List Scheduling for Digital Microfluidic Biochips","author":"o\u2019neal","year":"2012","journal-title":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37918"},{"key":"ref18","first-page":"15","article-title":"Applying preliminary decomposition in system level synthesis","author":"racz","year":"2017","journal-title":"Workshop on the Advances of Information Technology 2017"},{"key":"ref19","first-page":"39","article-title":"Analyzing the Effect of Decomposition Algorithms on the Heterogeneous Multiprocessing Architectures in System Level Synthesis","volume":"60","author":"arato","year":"2015","journal-title":"Buletinul Stiintific al Universitatii Politehnica din Timisoara Romania Seria Automatica si Calculatore \/ Scientific Buletin of Politechnica University of Timisoara Transactions on Automatic Control and Computer Science"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.08.005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.11.010"},{"key":"ref6","first-page":"91","article-title":"Hardware\/Software Co-design of a High-end Mixed Signal Microcontroller","author":"pradeep","year":"0","journal-title":"Proceedings of the Eleventh International Conference on VLSI Design VLSI for Signal Processing (VLSID '98) IEEE Computer Society"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.245964"},{"journal-title":"High-Level Synthesis Blue Book","year":"2010","key":"ref8"},{"journal-title":"High-Level Synthesis of Pipelined Datapaths","year":"2001","author":"arato","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404166"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1998.730616"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"ref20","article-title":"The Chaco User's Guide Version 2.0","author":"hendrickson","year":"1994","journal-title":"Tech Report SAND94-2692"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/224170.224228"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1137\/0916028"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30182-0_79"},{"key":"ref23","article-title":"Metis-unstructured graph partitioning and sparse matrix ordering system","author":"karypis","year":"1995","journal-title":"version 2 0”"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3311\/PPee.7610"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391518"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226082.pdf?arnumber=8226082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T04:25:24Z","timestamp":1693369524000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226082","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}