{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,21]],"date-time":"2026-06-21T22:17:45Z","timestamp":1782080265947,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/socc.2018.8618500","type":"proceedings-article","created":{"date-parts":[[2019,1,22]],"date-time":"2019-01-22T07:02:38Z","timestamp":1548140558000},"page":"106-111","source":"Crossref","is-referenced-by-count":9,"title":["Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs"],"prefix":"10.1109","author":[{"given":"S. Navid","family":"Shahrouzi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Darshika G.","family":"Perera","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/FCCM.2012.13","article-title":"Impact of cache architecture on speed and area of FPGA-based processor\/parallel-accelerator systems","author":"choi","year":"2012","journal-title":"Proc of 20th IEEE Int Symp on Field-Programmable Custom Computing Machines (FCCM'12)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145730"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2629629"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2717448"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2568579"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554773"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995263"},{"key":"ref1","article-title":"Modular Switched Multiported SRAM-based Memories","volume":"0","author":"abdelhadi","year":"2014","journal-title":"ACM Transactions on Embedded Computing Systems"}],"event":{"name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","location":"Arlington, VA","start":{"date-parts":[[2018,9,4]]},"end":{"date-parts":[[2018,9,7]]}},"container-title":["2018 31st IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8600278\/8618478\/08618500.pdf?arnumber=8618500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,10]],"date-time":"2022-09-10T19:31:14Z","timestamp":1662838274000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/socc.2018.8618500","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}