{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:32:39Z","timestamp":1725528759015},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/socc.2018.8618511","type":"proceedings-article","created":{"date-parts":[[2019,1,22]],"date-time":"2019-01-22T07:02:38Z","timestamp":1548140558000},"page":"136-139","source":"Crossref","is-referenced-by-count":0,"title":["Building an Acceleration Overlay for Novice Students"],"prefix":"10.1109","author":[{"given":"Shrikant S","family":"Jadhav","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noah","family":"LaMoyne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Clay","family":"Gloster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dylan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunmin","family":"Yun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICEED.2016.7856072"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732298"},{"key":"ref6","article-title":"An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units","author":"li","year":"2016","journal-title":"2016 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016)"},{"key":"ref5","article-title":"A Scalable, Low-Overhead Finite-State Machine Overlay for Rapid FPGA Application Development","author":"wilson","year":"2017","journal-title":"2017 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PADW.2016.24"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/ELINFOCOM.2018.8330701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2011.5782635"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.45"}],"event":{"name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2018,9,4]]},"location":"Arlington, VA","end":{"date-parts":[[2018,9,7]]}},"container-title":["2018 31st IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8600278\/8618478\/08618511.pdf?arnumber=8618511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T23:48:23Z","timestamp":1643240903000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618511\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/socc.2018.8618511","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}