{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:11:00Z","timestamp":1730297460411,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/socc.2018.8618569","type":"proceedings-article","created":{"date-parts":[[2019,1,22]],"date-time":"2019-01-22T07:02:38Z","timestamp":1548140558000},"page":"203-208","source":"Crossref","is-referenced-by-count":1,"title":["A 81nW Error Amplifier Design for Ultra Low Leakage Retention Mode Operation of 4Mb SRAM Array in 40nm LSTP Technology"],"prefix":"10.1109","author":[{"given":"Ankush","family":"Mamgain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"55","article-title":"SRAM leakage suppression by minimizing standby supply voltage","author":"qin","year":"2004","journal-title":"International Symposium on Signals Circuits and Systems Proceedings SCS 2003 (Cat No 03EX720)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825235"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221218"},{"volume":"2","journal-title":"Digital Integrated Circuits","year":"2002","key":"ref8"},{"key":"ref7","first-page":"1","article-title":"Leakage current in sub-micrometer cmos gates","author":"butzen","year":"2006","journal-title":"Universidade Federal Do Rio Grande Do sul"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref9","first-page":"29","article-title":"Canary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM","author":"wang","year":"0","journal-title":"2007 IEEE Custom Integrated Circuits Conference San Jose CA 2007"},{"journal-title":"Pearson Education India","article-title":"CMOS VLSI design: a circuits and systems perspective","year":"2015","key":"ref1"}],"event":{"name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2018,9,4]]},"location":"Arlington, VA","end":{"date-parts":[[2018,9,7]]}},"container-title":["2018 31st IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8600278\/8618478\/08618569.pdf?arnumber=8618569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T00:15:49Z","timestamp":1643242549000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/socc.2018.8618569","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}