{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:42:58Z","timestamp":1755801778885,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/socc46988.2019.1570547252","type":"proceedings-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T21:27:28Z","timestamp":1588886848000},"page":"242-247","source":"Crossref","is-referenced-by-count":2,"title":["Coverage Driven Verification Methodology for Asynchronous Neuromorphic Routers"],"prefix":"10.1109","author":[{"given":"Yun Kwan","family":"Lee","sequence":"first","affiliation":[{"name":"Institute of Microelectronics (IME),IC-Design Department,A*STAR,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishnu P.","family":"Nambiar","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME),IC-Design Department,A*STAR,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junran","family":"Pu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,School of Electrical and Electronic Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang Ling","family":"Goh","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,School of Electrical and Electronic Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anh Tuan","family":"Do","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME),IC-Design Department,A*STAR,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Practical Guide to Adopting the Universal Verification Methodology (UVM)","author":"rosenberg","year":"2010","journal-title":"Cadence Design Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SysEng.2015.7302788"},{"journal-title":"SystemVerilog for Verification","year":"2008","author":"spear","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.11591\/ijece.v7i6.pp3318-3322"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-31275-7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2008.20"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406965"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406932"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78293-3_18"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618484"},{"journal-title":"Step-by-step functional verification with SystemVerilog and OVM","year":"2008","author":"iman","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"journal-title":"ASIC\/SoC Functional Design Verification","year":"2018","author":"metha","key":"ref2"},{"journal-title":"Verification Methodology Manual for SystemVerilog","year":"2005","author":"bergeron","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2018.8554919"}],"event":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2019,9,3]]},"location":"Singapore","end":{"date-parts":[[2019,9,6]]}},"container-title":["2019 32nd IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9083732\/9087941\/09088103.pdf?arnumber=9088103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T18:39:58Z","timestamp":1755715198000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9088103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/socc46988.2019.1570547252","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}