{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T17:58:53Z","timestamp":1760551133043,"version":"3.44.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/socc46988.2019.1570548289","type":"proceedings-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T21:27:28Z","timestamp":1588886848000},"page":"294-299","source":"Crossref","is-referenced-by-count":19,"title":["A Hardware Perspective on the ChaCha Ciphers: Scalable Chacha8\/12\/20 Implementations Ranging from 476 Slices to Bitrates of 175 Gbit\/s"],"prefix":"10.1109","author":[{"given":"Johannes","family":"Pfau","sequence":"first","affiliation":[{"name":"Karlsruher Institut für Technologie,Institut für Technik der Informationsverarbeitung"}]},{"given":"Maximilian","family":"Reuter","sequence":"additional","affiliation":[{"name":"Technische Universität Darmstadt,Integrierte Elektronische Systeme"}]},{"given":"Tanja","family":"Harbaum","sequence":"additional","affiliation":[{"name":"Karlsruher Institut für Technologie,Institut für Technik der Informationsverarbeitung"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[{"name":"Technische Universität Darmstadt,Integrierte Elektronische Systeme"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruher Institut für Technologie,Institut für Technik der Informationsverarbeitung"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2016.02.020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68351-3_8"},{"journal-title":"Verilog 2001 implementation of the chacha stream cipher","year":"0","author":"str\u00f6mbergson","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/BDCloud.2018.00147"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278385"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71039-4_30"},{"journal-title":"Chacha20poly1305 product brief","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927078"},{"journal-title":"Chacha a variant of salsa20","year":"2008","author":"bernstein","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38980-1_8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.07.005"}],"event":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2019,9,3]]},"location":"Singapore","end":{"date-parts":[[2019,9,6]]}},"container-title":["2019 32nd IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9083732\/9087941\/09088102.pdf?arnumber=9088102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:28:21Z","timestamp":1756754901000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9088102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/socc46988.2019.1570548289","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}