{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T15:21:22Z","timestamp":1775056882893,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/socc46988.2019.1570548320","type":"proceedings-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T21:27:28Z","timestamp":1588886848000},"page":"260-265","source":"Crossref","is-referenced-by-count":47,"title":["LIGHTER-R: Optimized Reversible Circuit Implementation For SBoxes"],"prefix":"10.1109","author":[{"given":"Vishnu Asutosh","family":"Dasu","sequence":"first","affiliation":[{"name":"Manipal Institute of Technology,Manipal,India"}]},{"given":"Anubhab","family":"Baksi","sequence":"additional","affiliation":[{"name":"Manipal Institute of Technology,Manipal,India"}]},{"given":"Sumanta","family":"Sarkar","sequence":"additional","affiliation":[{"name":"TCS Innovation Labs,Hyderabad,India"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,School of Computer Science & Engineering,Singapore"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0305-4470\/35\/46\/304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2105555"},{"key":"ref12","article-title":"Synthesis and optimization of reversible circuits - A survey","volume":"abs 1110 2574","author":"saeedi","year":"2011","journal-title":"CoRR"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44371-2_4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53008-5_5"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"330","DOI":"10.46586\/tosc.v2019.i1.330-394","article-title":"PEIGEN - a platform for evaluation, implementation, and generation of s-boxes","volume":"2019","author":"bao","year":"2019","journal-title":"IACR Trans Symmetric Cryptol"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_23"},{"key":"ref4","article-title":"Reducing the cost of implementing aes as a quantum circuit","author":"langenberg","year":"2019","journal-title":"Cryptology ePrint Archive Report 2019\/854"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2013.6527794"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"130","DOI":"10.46586\/tosc.v2017.i4.130-168","article-title":"Optimizing implementations of lightweight building blocks","volume":"2017","author":"jean","year":"2017","journal-title":"IACR Trans Symmetric Cryptol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/237814.237866"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","article-title":"Reversible logic gate using adiabatic superconducting devices","volume":"4","author":"takeuchi","year":"2014","journal-title":"Nature Scientific Reports"}],"event":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","location":"Singapore","start":{"date-parts":[[2019,9,3]]},"end":{"date-parts":[[2019,9,6]]}},"container-title":["2019 32nd IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9083732\/9087941\/09088027.pdf?arnumber=9088027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T17:40:42Z","timestamp":1757353242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9088027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/socc46988.2019.1570548320","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}