{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:27:08Z","timestamp":1754162828665,"version":"3.41.2"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/socc46988.2019.1570548462","type":"proceedings-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T21:27:28Z","timestamp":1588886848000},"page":"27-32","source":"Crossref","is-referenced-by-count":4,"title":["Power and Area Efficient Router with Automated Clock Gating for Neuromorphic Computing"],"prefix":"10.1109","author":[{"given":"Junran","family":"Pu","sequence":"first","affiliation":[{"name":"Nanyang Technological University,School of Electrical and Electronic Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishnu P","family":"Nambiar","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME)A*STAR,IC-Design Department,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aarthy","family":"Mani","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME)A*STAR,IC-Design Department,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang Ling","family":"Goh","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,School of Electrical and Electronic Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anh Tuan","family":"Do","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME)A*STAR,IC-Design Department,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118408"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320997"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702647"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref16","first-page":"106","article-title":"A review of clock gating tech- niques","volume":"1","author":"kathuria","year":"2011","journal-title":"MIT International Journal of Electronics and Communication Engineering"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TENCONSpring.2013.6584409"},{"key":"ref18","first-page":"5","article-title":"A cost and speed model for k-ary n-cube wormhole routers","volume":"93","author":"chien","year":"1993","journal-title":"Proceedings of Hot Interconnects"},{"volume":"97006","journal-title":"Touchstone Delta System Description","year":"1991","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.289"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406965"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406932"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00857"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618484"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1007\/978-3-540-78293-3_18","article-title":"Neural systems engineering","author":"furber","year":"2008","journal-title":"Computa- tional intelligence A compendium"},{"key":"ref1","article-title":"A survey of neuromorphic computing and neural networks in hardware","author":"schuman","year":"2017","journal-title":"arXiv preprint arXiv 1705 06963"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2012.04.004"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000111"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581253"}],"event":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2019,9,3]]},"location":"Singapore","end":{"date-parts":[[2019,9,6]]}},"container-title":["2019 32nd IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9083732\/9087941\/09088063.pdf?arnumber=9088063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:48:42Z","timestamp":1753901322000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9088063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/socc46988.2019.1570548462","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}