{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T20:21:57Z","timestamp":1757622117782,"version":"3.44.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/socc46988.2019.1570555475","type":"proceedings-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T21:27:28Z","timestamp":1588886848000},"page":"92-96","source":"Crossref","is-referenced-by-count":1,"title":["A 10-GHz Fast-Locked All-Digital Frequency Synthesizer with Frequency-Error Detection"],"prefix":"10.1109","author":[{"given":"Guan-Min","family":"Luo","sequence":"first","affiliation":[{"name":"National Chung Hsing University,Department of Electrical Engineering,145 Xingda Rd., South Dist.Taichung City,Taiwan (R.O.C.),402"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Yuan","family":"Yang","sequence":"additional","affiliation":[{"name":"National Chung Hsing University,Department of Electrical Engineering,145 Xingda Rd., South Dist.Taichung City,Taiwan (R.O.C.),402"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref3","first-page":"237","article-title":"A 1.25 GHz fast-locked all-digital phase-locked loop with supply noise suppression","author":"hung","year":"2010","journal-title":"Proc Int Symp VLSI Des Autom Test"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2477575"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2470545"},{"key":"ref8","first-page":"411","article-title":"4.2 mW frequency synthesizer for 2.4 GHz ZigBee application with fast settling time performance","author":"shin","year":"2006","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref7","first-page":"741","article-title":"A fast-settling PLL frequency synthesizer with direct frequency presetting","author":"kuang","year":"2006","journal-title":"IEEE Int SolidState Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","article-title":"A 40-GHz Fast-Locked All-Digital PhaseLocked Loop Using a Modified Bang-Bang Algorithm","volume":"58","author":"hung","year":"2011","journal-title":"IEEE Trans Circuits and Systems-II"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"}],"event":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2019,9,3]]},"location":"Singapore","end":{"date-parts":[[2019,9,6]]}},"container-title":["2019 32nd IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9083732\/9087941\/09087998.pdf?arnumber=9087998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T17:40:41Z","timestamp":1757353241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9087998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/socc46988.2019.1570555475","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}