{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T20:47:12Z","timestamp":1774039632267,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/socc46988.2019.1570559752","type":"proceedings-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T21:27:28Z","timestamp":1588886848000},"page":"412-417","source":"Crossref","is-referenced-by-count":3,"title":["Cycle-Accurate Evaluation of Software-Hardware Co-Design of Decimal Computation in RISC-V Ecosystem"],"prefix":"10.1109","author":[{"given":"Riaz-ul-haque","family":"Mian","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology,Graduate School of Information Science,Ikoma,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michihiro","family":"Shintani","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Graduate School of Science and Technology,Ikoma,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michiko","family":"Inoue","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Graduate School of Science and Technology,Ikoma,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"OpenSPARC T1 T2 processor design source code simulation tools design verification suites and other tools under open-source licenses"},{"key":"ref11","year":"0","journal-title":"Oracle SPARC Architecture"},{"key":"ref12","year":"0","journal-title":"The Risc-v Instruction Set Manual Volume I Base User-level Isa"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020407"},{"key":"ref14","year":"0","journal-title":"GCC the GNU compiler collection"},{"key":"ref15","year":"0","journal-title":"Spike a RISC-V ISA Simulator"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref17","year":"0","journal-title":"The rocket chip generator"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757585"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 simulator","volume":"39","author":"g b","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.209"},{"key":"ref3","year":"0","journal-title":"IEEE 754-2008 Decimal Floating-Point Compliance Library"},{"key":"ref6","first-page":"1335","article-title":"The IBM z900 decimal arithmetic unit","author":"schwarz","year":"2001","journal-title":"Asilomar Conference on Signals Systems and Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.27"},{"key":"ref8","year":"0","journal-title":"Fujitsus new generation SPARC64 processor"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388585"},{"key":"ref2","year":"2018","journal-title":"The decNumber Library"},{"key":"ref1","first-page":"1","year":"2008"},{"key":"ref9","first-page":"239","article-title":"Decimal multiplication using combination of software and hardware","author":"ul haque","year":"2018","journal-title":"Proceedings of IEEE Asia Pacific Conference on Circuits and Systems"}],"event":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","location":"Singapore","start":{"date-parts":[[2019,9,3]]},"end":{"date-parts":[[2019,9,6]]}},"container-title":["2019 32nd IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9083732\/9087941\/09088021.pdf?arnumber=9088021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T18:40:00Z","timestamp":1755715200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9088021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/socc46988.2019.1570559752","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}