{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T13:29:20Z","timestamp":1756992560696},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T00:00:00Z","timestamp":1631577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T00:00:00Z","timestamp":1631577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T00:00:00Z","timestamp":1631577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,14]]},"DOI":"10.1109\/socc52499.2021.9739302","type":"proceedings-article","created":{"date-parts":[[2022,3,24]],"date-time":"2022-03-24T21:59:13Z","timestamp":1648159153000},"page":"63-66","source":"Crossref","is-referenced-by-count":1,"title":["A Design Approach to Reduce Test Time on SOC Memories"],"prefix":"10.1109","author":[{"given":"Prokash","family":"Ghosh","sequence":"first","affiliation":[{"name":"NXP Semiconductors,Noida,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dieu","family":"Van Dinh","sequence":"additional","affiliation":[{"name":"NXP Semiconductors,Austin,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Misal","family":"Varma","sequence":"additional","affiliation":[{"name":"NXP Semiconductors,Noida,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref4","article-title":"The LX2160a Processor"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527980"},{"year":"0","key":"ref5","article-title":"DesignWare DDR4\/3 PHY IP, Synopsys inc"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700598"},{"key":"ref1","article-title":"Technique for initializing data and instructions for core functional pattern generation in multi-core processor","author":"xu","year":"2012","journal-title":"United States Patent"}],"event":{"name":"2021 IEEE 34th International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2021,9,14]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2021,9,17]]}},"container-title":["2021 IEEE 34th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9739206\/9739211\/09739302.pdf?arnumber=9739302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:21:54Z","timestamp":1657333314000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9739302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,14]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/socc52499.2021.9739302","relation":{},"subject":[],"published":{"date-parts":[[2021,9,14]]}}}