{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:38:52Z","timestamp":1769751532153,"version":"3.49.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T00:00:00Z","timestamp":1631577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T00:00:00Z","timestamp":1631577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T00:00:00Z","timestamp":1631577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,14]]},"DOI":"10.1109\/socc52499.2021.9739585","type":"proceedings-article","created":{"date-parts":[[2022,3,24]],"date-time":"2022-03-24T21:59:13Z","timestamp":1648159153000},"page":"236-241","source":"Crossref","is-referenced-by-count":7,"title":["NeuroVP: A System-Level Virtual Platform for Integration of Neuromorphic Accelerators"],"prefix":"10.1109","author":[{"given":"Melvin","family":"Galicia","sequence":"first","affiliation":[{"name":"RWTH Aachen University,Institute for Communication Technologies and Embedded Systems,Aachen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"BanaGozar","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology,Electronics Systems,Eindhoven,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karl","family":"Sturm","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Institute for Communication Technologies and Embedded Systems,Aachen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felix","family":"Staudigl","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Institute for Communication Technologies and Embedded Systems,Aachen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sander","family":"Stuijk","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology,Electronics Systems,Eindhoven,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology,Electronics Systems,Eindhoven,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Institute for Communication Technologies and Embedded Systems,Aachen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","article-title":"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications","author":"howard","year":"2017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045658"},{"key":"ref13","first-page":"1","author":"yuan","year":"2019","journal-title":"An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM"},{"key":"ref14","first-page":"1","author":"li","year":"2016","journal-title":"Pinatubo A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180810"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3323439.3323989"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729466"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363698"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3180665.3180667"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-60939-9_11"},{"key":"ref3","article-title":"EdgeSpeechNets: Highly Efficient Deep Neural Networks for Speech Recognition on the Edge","author":"lin","year":"2018","journal-title":"CoRR"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195998"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964998"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1038\/s41928-018-0115-z","article-title":"Resistive random-access memory based on ratioed memristors","volume":"1","author":"lastras-monta\u00f1o","year":"2018","journal-title":"Nature Electronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298682"},{"key":"ref9","year":"0"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume":"1","author":"krizhevsky","year":"2012","journal-title":"NIPS 12"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089692"},{"key":"ref22","article-title":"Power modelling of 3D stacked memories with TLM2.0 based virtual platforms","author":"jung","year":"2013","journal-title":"Synopsys User Group Conference (SNUG)"},{"key":"ref21","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488804"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808443"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101756"},{"key":"ref25","volume":"i","author":"waterman","year":"2017","journal-title":"The RISC-V Instruction Set Manual"}],"event":{"name":"2021 IEEE 34th International System-on-Chip Conference (SOCC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2021,9,14]]},"end":{"date-parts":[[2021,9,17]]}},"container-title":["2021 IEEE 34th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9739206\/9739211\/09739585.pdf?arnumber=9739585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:21:54Z","timestamp":1657333314000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9739585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,14]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/socc52499.2021.9739585","relation":{},"subject":[],"published":{"date-parts":[[2021,9,14]]}}}