{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:02Z","timestamp":1772725022325,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:00:00Z","timestamp":1662336000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:00:00Z","timestamp":1662336000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,5]]},"DOI":"10.1109\/socc56010.2022.9908126","type":"proceedings-article","created":{"date-parts":[[2022,10,10]],"date-time":"2022-10-10T20:23:18Z","timestamp":1665433398000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["Implementation and Evaluation of Deep Neural Networks in Commercially Available Processing in Memory Hardware"],"prefix":"10.1109","author":[{"given":"Prangon","family":"Das","sequence":"first","affiliation":[{"name":"Rochester Institute of Technology,Department of Computer Engineering,Rochester,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Purab Ranjan","family":"Sutradhar","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology,Department of Computer Engineering,Rochester,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Indovina","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology,Department of Electrical and Microelectronic Engineering,Rochester,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Manoj Pudukotai","family":"Dinakarrao","sequence":"additional","affiliation":[{"name":"George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amlan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology,Department of Computer Engineering,Rochester,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3011643"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317845"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00045"},{"key":"ref14","article-title":"Upmem processing in-memory: Ultra-efficient acceleration for data-intensive applications (white paper)","year":"2020"},{"key":"ref15","article-title":"Yolov3: An incremental improvement","author":"redmon","year":"2018","journal-title":"CoRR"},{"key":"ref16","article-title":"Embedded binarized neural networks","author":"mcdanel","year":"2017","journal-title":"CoRR"},{"key":"ref17","article-title":"Binarynet: Training deep neural networks with weights and activations constrained to +1 or -1","author":"courbariaux","year":"2016"},{"key":"ref18","article-title":"Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture","author":"g\u00f3mez-luna","year":"2021"},{"key":"ref19","article-title":"Accelerating compute by cramming it into dram memory","author":"morgan","year":"2019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211117"},{"key":"ref3","article-title":"Cpu, gpu and mic hardware characteristics over time","year":"2021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628842"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.73"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232984"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"}],"event":{"name":"2022 IEEE 35th International System-on-Chip Conference (SOCC)","location":"Belfast, United Kingdom","start":{"date-parts":[[2022,9,5]]},"end":{"date-parts":[[2022,9,8]]}},"container-title":["2022 IEEE 35th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9907764\/9908069\/09908126.pdf?arnumber=9908126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,30]],"date-time":"2023-01-30T20:02:34Z","timestamp":1675108954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9908126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/socc56010.2022.9908126","relation":{},"subject":[],"published":{"date-parts":[[2022,9,5]]}}}