{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:36:09Z","timestamp":1781109369747,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:00:00Z","timestamp":1662336000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:00:00Z","timestamp":1662336000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,5]]},"DOI":"10.1109\/socc56010.2022.9908139","type":"proceedings-article","created":{"date-parts":[[2022,10,10]],"date-time":"2022-10-10T16:23:18Z","timestamp":1665418998000},"page":"1-5","source":"Crossref","is-referenced-by-count":15,"title":["Automated Deep Learning Platform for Accelerated Analog Circuit Design"],"prefix":"10.1109","author":[{"given":"Rahul","family":"Dutta","sequence":"first","affiliation":[{"name":"Institute Of Microelectronics (IME), A*Star,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashish","family":"James","sequence":"additional","affiliation":[{"name":"Institute for Infocomm Research (I2R), A*Star,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salahuddin","family":"Raju","sequence":"additional","affiliation":[{"name":"Institute Of Microelectronics (IME), A*Star,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yong-Joon","family":"Jeon","sequence":"additional","affiliation":[{"name":"Institute Of Microelectronics (IME), A*Star,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chuan Sheng","family":"Foo","sequence":"additional","affiliation":[{"name":"Institute for Infocomm Research (I2R), A*Star,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin","family":"Tshun Chuan Chai","sequence":"additional","affiliation":[{"name":"Institute Of Microelectronics (IME), A*Star,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref11","first-page":"1","article-title":"Multi-objective bayesian optimization for analog\/rf circuit synthesis","author":"lyu","year":"2018","journal-title":"55th ACM\/EDAC\/IEEE Design Automation Conference (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2656843"},{"key":"ref13","article-title":"Learning to design circuits","author":"wang","year":"2018","journal-title":"NeurIPS Workshop on Machine Learning Systems (LearningSys)"},{"key":"ref14","article-title":"Gcnrl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning","author":"wang","year":"2020","journal-title":"Design Automation Conference (DAC)"},{"key":"ref15","first-page":"318","author":"rumelhart","year":"1986","journal-title":"Learning Internal Representations by Error Propagation"},{"key":"ref16","first-page":"3915","article-title":"BayesOpt: A bayesian optimization library for nonlinear optimization, experimental design and bandits","volume":"15","author":"martinez-cantin","year":"2014","journal-title":"Journal of Machine Learning Research"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570548547"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.2181095"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413840"},{"key":"ref8","first-page":"1","article-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization","author":"wang","year":"2014","journal-title":"51st ACM\/EDAC\/IEEE Design Automation Conference (DAC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2939336"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"}],"event":{"name":"2022 IEEE 35th International System-on-Chip Conference (SOCC)","location":"Belfast, United Kingdom","start":{"date-parts":[[2022,9,5]]},"end":{"date-parts":[[2022,9,8]]}},"container-title":["2022 IEEE 35th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9907764\/9908069\/09908139.pdf?arnumber=9908139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:40:46Z","timestamp":1769492446000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9908139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/socc56010.2022.9908139","relation":{},"subject":[],"published":{"date-parts":[[2022,9,5]]}}}