{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:44:13Z","timestamp":1764175453795,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,5]],"date-time":"2023-09-05T00:00:00Z","timestamp":1693872000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,5]],"date-time":"2023-09-05T00:00:00Z","timestamp":1693872000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,5]]},"DOI":"10.1109\/socc58585.2023.10257058","type":"proceedings-article","created":{"date-parts":[[2023,9,22]],"date-time":"2023-09-22T13:45:42Z","timestamp":1695390342000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["LiteAIR5: A System-Level Framework for the Design and Modeling of AI-extended RISC-V Cores"],"prefix":"10.1109","author":[{"given":"Yimin","family":"Gao","sequence":"first","affiliation":[{"name":"University of Virginia,Department of Electrical and Computer Engineering"}]},{"given":"Sergiu","family":"Mosanu","sequence":"additional","affiliation":[{"name":"University of Virginia,Department of Electrical and Computer Engineering"}]},{"given":"Mohammad Nazmus","family":"Sakib","sequence":"additional","affiliation":[{"name":"University of Virginia,Department of Electrical and Computer Engineering"}]},{"given":"Vaibhav","family":"Verma","sequence":"additional","affiliation":[{"name":"University of Virginia,Department of Electrical and Computer Engineering"}]},{"given":"Xinfei","family":"Guo","sequence":"additional","affiliation":[{"name":"University of Michigan – Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University"}]},{"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia,Department of Electrical and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref15","article-title":"Risc5: Implementing the RISC-V ISA in gem5","volume":"7","author":"roelke","year":"2017","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"journal-title":"TVM An automated end-to-end optimizing compiler for deep learning","year":"2018","author":"chen","key":"ref14"},{"key":"ref11","article-title":"The rocket chip generator","volume":"4","author":"asanovic","year":"2016","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2016-17"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774614"},{"key":"ref8","article-title":"LiteX: an open-source SoC builder and library based on Migen Python DSL","author":"kermarrec","year":"2019","journal-title":"OSDA\/DATE"},{"journal-title":"Synopsys - asip designer","year":"0","key":"ref7"},{"journal-title":"Cfu playground Full-stack open-source framework for tiny machine learning (tinyml) acceleration on fpgas","year":"2022","author":"prakash","key":"ref9"},{"key":"ref4","article-title":"AI-RISC: Scalable RISC-V Processor for IoT Edge AI Applications","author":"verma","year":"2022","journal-title":"University of Virginia Electrical Engineering - School of Engineering and Applied Science PHD (Doctor of Philosophy)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.3039359"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2022.898273"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2022.100742"}],"event":{"name":"2023 IEEE 36th International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2023,9,5]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2023,9,8]]}},"container-title":["2023 IEEE 36th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10256666\/10256705\/10257058.pdf?arnumber=10257058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T14:13:08Z","timestamp":1696860788000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10257058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/socc58585.2023.10257058","relation":{},"subject":[],"published":{"date-parts":[[2023,9,5]]}}}