{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T06:31:49Z","timestamp":1763447509689,"version":"3.45.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T00:00:00Z","timestamp":1759104000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T00:00:00Z","timestamp":1759104000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,29]]},"DOI":"10.1109\/socc66126.2025.11235330","type":"proceedings-article","created":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T18:39:03Z","timestamp":1763404743000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["One Model, Multiple Verifications: A Framework for Holistic Security Assurance"],"prefix":"10.1109","author":[{"given":"Jaimini","family":"Nagar","sequence":"first","affiliation":[{"name":"Chipglobe GmbH,Munich,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thorsten","family":"Dworzak","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Simon","sequence":"additional","affiliation":[{"name":"Infineon Technologies GmbH &#x0026; Co. KG,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Heinkel","sequence":"additional","affiliation":[{"name":"Technical University of Chemnitz,Chemnitz,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Djones","family":"Lettnin","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Wilson research group IC\/ASIC functional verification trends","author":"Foster","year":"2022","journal-title":"White Paper. Wilson Research Group and Mentor A Siemens Business"},{"key":"ref2","first-page":"159","article-title":"Formal verification of security properties on risc-v processors","volume-title":"ACM-IEEE International Symposium on Formal Methods and Models for System Design","author":"Chuah"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531916"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424363"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3474376.3487286"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2023.3251954"},{"key":"ref8","first-page":"63","article-title":"Securing Silicon: A Scalable, Platform-independent Hardware Security Verification Methodology","volume-title":"DVCon Eu-rope 2024","author":"Faisal"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658697"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/QRS-C.2019.00093"},{"key":"ref11","article-title":"Portable Test and Stimulus Standard Version 2.1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2642898"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID49098.2020.00036"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS59501.2023.10317944"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2008.7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137024"},{"key":"ref17","first-page":"3219","article-title":"TheHuzz: Instruction fuzzing of processors using Golden Reference models for finding Software-Exploitable vulnerabilities","volume-title":"31st USENIX Security Symposium","author":"Kande"},{"key":"ref18","first-page":"1361","article-title":"HyPFuzz: Formal-Assisted processor fuzzing","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Chen"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55118.2023.10133714"},{"article-title":"RISC-V security verification using perspec\/portable stimulus","volume-title":"proceeding of Design and Verification Conference and Exhibition (DVCon)","author":"Junxia","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372800"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC62099.2024.10767830"}],"event":{"name":"2025 IEEE 38th International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2025,9,29]]},"location":"Dubai, United Arab Emirates","end":{"date-parts":[[2025,10,1]]}},"container-title":["2025 IEEE 38th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11235309\/11235311\/11235330.pdf?arnumber=11235330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T06:27:13Z","timestamp":1763447233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11235330\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,29]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/socc66126.2025.11235330","relation":{},"subject":[],"published":{"date-parts":[[2025,9,29]]}}}