{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T06:35:54Z","timestamp":1763447754459,"version":"3.45.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T00:00:00Z","timestamp":1759104000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T00:00:00Z","timestamp":1759104000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,29]]},"DOI":"10.1109\/socc66126.2025.11235391","type":"proceedings-article","created":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T18:39:03Z","timestamp":1763404743000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A 4.266 Gbps\/pin LPDDR4X PHY with an Integrated RISC-V Subsystem Optimized for Large Bump Pitch in 12nm FinFET Technology"],"prefix":"10.1109","author":[{"given":"Marco","family":"Mestice","sequence":"first","affiliation":[{"name":"University of Kaiserslautern-Landau,Microelectronic Systems Design Research Group,Kaiserslautern,Germany"}]},{"given":"Johannes","family":"Feldmann","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau,Microelectronic Systems Design Research Group,Kaiserslautern,Germany"}]},{"given":"Jan","family":"Lappas","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau,Microelectronic Systems Design Research Group,Kaiserslautern,Germany"}]},{"given":"Mohammadreza","family":"Esmaeilpour","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau,Microelectronic Systems Design Research Group,Kaiserslautern,Germany"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau,Microelectronic Systems Design Research Group,Kaiserslautern,Germany"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau,Microelectronic Systems Design Research Group,Kaiserslautern,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FLLM63129.2024.10852473"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090858"},{"journal-title":"JESD209-5B","article-title":"Low Power Double Data Rate 5 (LPDDR5)","year":"2020","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3565053.3565062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598341"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3396615"},{"journal-title":"JESD209-4-1","article-title":"Low Power Double Data Rate 4X (LPDDR4X)","year":"2017","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2748986"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NewCAS58973.2024.10666347"},{"article-title":"A Sub-1.0V 20nm 5Gb\/s\/pin post-LPDDR3 I\/O interface with Low Voltage-Swing Terminated Logic and adaptive calibration scheme for mobile application","volume-title":"2013 Symposium on VLSI Circuits","author":"Cho","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870429"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2819430"},{"article-title":"Enhanced LPDDR4X PHY in 12 nm FinFET","year":"2025","author":"Feldmann","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181547"}],"event":{"name":"2025 IEEE 38th International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2025,9,29]]},"location":"Dubai, United Arab Emirates","end":{"date-parts":[[2025,10,1]]}},"container-title":["2025 IEEE 38th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11235309\/11235311\/11235391.pdf?arnumber=11235391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T06:32:10Z","timestamp":1763447530000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11235391\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,29]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc66126.2025.11235391","relation":{},"subject":[],"published":{"date-parts":[[2025,9,29]]}}}