{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T06:28:39Z","timestamp":1763447319585,"version":"3.45.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T00:00:00Z","timestamp":1759104000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T00:00:00Z","timestamp":1759104000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,29]]},"DOI":"10.1109\/socc66126.2025.11235475","type":"proceedings-article","created":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T18:39:03Z","timestamp":1763404743000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A DNN-Oriented Rapid Simulation Framework for Digital Processing-In-Memory Architectures"],"prefix":"10.1109","author":[{"given":"Yirong","family":"Kan","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology,Division of Information Science,Ikoma,Japan,630-0192"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangxian","family":"Zhu","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Division of Information Science,Ikoma,Japan,630-0192"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renyuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Yunnan University,School of Information Science and Engineering,Kunming,China,650091"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Division of Information Science,Ikoma,Japan,630-0192"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TASLP.2014.2339736"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2023.3328290"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3604802"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3155277"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319483"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref11","first-page":"1","article-title":"Noise injection adaption: End-to-end reram crossbar non-ideal effect adaption for neural network mapping","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"He"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3323439.3323989"},{"article-title":"Pytorch: An imperative style, high-performance deep learning library","year":"2019","author":"Paszke","key":"ref14"},{"article-title":"Very deep convolutional networks for large-scale image recognition","year":"2014","author":"Simonyan","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"article-title":"An image is worth 16x16 words: Transformers for image recognition at scale","year":"2020","author":"Dosovitskiy","key":"ref19"},{"key":"ref20","first-page":"639","article-title":"Dp-sim: A full-stack simulation infrastructure for digital processing in-memory architectures","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","author":"Zhou"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774614"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3000185"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116263"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3127148"},{"article-title":"Training and inference with integers in deep neural networks","year":"2018","author":"Wu","key":"ref27"}],"event":{"name":"2025 IEEE 38th International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2025,9,29]]},"location":"Dubai, United Arab Emirates","end":{"date-parts":[[2025,10,1]]}},"container-title":["2025 IEEE 38th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11235309\/11235311\/11235475.pdf?arnumber=11235475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T06:23:27Z","timestamp":1763447007000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11235475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,29]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/socc66126.2025.11235475","relation":{},"subject":[],"published":{"date-parts":[[2025,9,29]]}}}