{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:42:42Z","timestamp":1729662162479,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/soccon.2009.5398085","type":"proceedings-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T12:38:06Z","timestamp":1264509486000},"page":"97-100","source":"Crossref","is-referenced-by-count":0,"title":["Heterogeneous multi-core architectures with dynamically reconfigurable processors for WiMAX transmitter"],"prefix":"10.1109","author":[{"given":"Wei","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Muir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmet T.","family":"Erdogan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref3","first-page":"349","article-title":"Performance Evaluation of Heterogeneous Chip Multi-Processor with MP3 Audio Encoder","author":"shikano","year":"2006","journal-title":"IEEE Symposium on Low-Power and High Speed Chips (COOL Chips IX)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570795"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"year":"2004","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2006.1598480"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1145\/1028176.1006707","article-title":"Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance","volume":"32","author":"kumar","year":"2004","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2009 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2009,9,9]]},"location":"Belfast, Northern Ireland","end":{"date-parts":[[2009,9,11]]}},"container-title":["2009 IEEE International SOC Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5379508\/5397993\/05398085.pdf?arnumber=5398085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:06:34Z","timestamp":1497830794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5398085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/soccon.2009.5398085","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}