{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:10Z","timestamp":1772906710471,"version":"3.50.1"},"reference-count":71,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/sp.2019.00089","type":"proceedings-article","created":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T02:03:02Z","timestamp":1568685782000},"page":"55-71","source":"Crossref","is-referenced-by-count":142,"title":["Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks"],"prefix":"10.1109","author":[{"given":"Lucian","family":"Cojocar","sequence":"first","affiliation":[]},{"given":"Kaveh","family":"Razavi","sequence":"additional","affiliation":[]},{"given":"Cristiano","family":"Giuffrida","sequence":"additional","affiliation":[]},{"given":"Herbert","family":"Bos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref71","year":"0","journal-title":"Encoder and decoder for an SEC-DED-S4ED rotational code"},{"key":"ref70","article-title":"Memory system and method using ECC to achieve low power refresh","author":"klein","year":"0"},{"key":"ref39","year":"2018","journal-title":"Mcelog &#x2013; the linux hardware error daemon"},{"key":"ref38","author":"kleen","year":"2004","journal-title":"Machine check handling on Linux"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.10"},{"key":"ref32","article-title":"Lest we forget: Cold-boot attacks on scrambled DDR3 memory","author":"bauer","year":"0","journal-title":"Digit Investig &#x2019;16"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2599513"},{"key":"ref30","year":"2018","journal-title":"Memory Error Injection (MEI) Test Card and Utility"},{"key":"ref37","article-title":"Defeating Software Mitigations against Rowhammer: a Surgical Precision Hammer","author":"tatar","year":"0","journal-title":"RAID&#x2019;18"},{"key":"ref36","article-title":"CAnt Touch This: Software-only Mitigation against Rowhammer Attacks targeting Kernel Memory","author":"brasser","year":"0","journal-title":"SEC&#x2019;"},{"key":"ref35","year":"2018","journal-title":"Coreboot"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001174"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132781"},{"key":"ref28","year":"2018","journal-title":"Amazon EC2 Instance Types &#x2013; Amazon Web Services (AWS)"},{"key":"ref64","article-title":"GuardION: Practical mitigation of DMA-based Rowhammer attacks on ARM","author":"van der veen","year":"0","journal-title":"DIMVA&#x2019;18"},{"key":"ref27","year":"2018","journal-title":"Google Cloud CPU Platforms &#x2014; Compute Engine Documentation"},{"key":"ref65","article-title":"A low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECC","author":"kim","year":"0","journal-title":"ASSCC&#x2019;07"},{"key":"ref66","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"0","journal-title":"The Memory Forum&#x2019;14"},{"key":"ref29","article-title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation","author":"xiao","year":"0","journal-title":"SEC&#x2019;"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757500"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.33"},{"key":"ref2","article-title":"Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAM&#x2019;s","author":"satoh","year":"2000","journal-title":"IEEE"},{"key":"ref1","article-title":"Cosmic rays don&#x2019;t strike twice: Understanding the nature of DRAM errors and the implications for system design","author":"hwang","year":"0","journal-title":"SIGPLAN &#x2019; 12"},{"key":"ref20","year":"2018","journal-title":"2GB 4GB 8GB (x72 ECC DR) 240-Pin DDR3 UDIMM"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803253"},{"key":"ref21","article-title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory","author":"dell","year":"0","journal-title":"IBM Microelectron Div &#x2019;97"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"ref23","author":"hamming","year":"1950","journal-title":"Error Detecting and Erro Correcting Codes"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref50","article-title":"Flush+ Flush: a fast and stealthy cache attack","author":"gruss","year":"0","journal-title":"DIMVA&#x2019;16"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23271"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref58","article-title":"LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems","author":"udipi","year":"0","journal-title":"SIGARCH&#x2019;12"},{"key":"ref57","article-title":"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks","author":"konoth","year":"0","journal-title":"OSDI&#x2019;18"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704682"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"ref52","article-title":"Reverse engineering Intel last-level cache complex addressing using performance counters","author":"maurice","year":"0","journal-title":"RAID&#x2019;15"},{"key":"ref10","article-title":"Flip Feng Shui: Hammering a Needle in the Software Stack","author":"razavi","year":"0","journal-title":"SEC&#x2019;"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref40","year":"2018","journal-title":"MCA Enhancements in Intel&#x00AE; Xeon &#x00AE; Processors book"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref14","year":"2018","journal-title":"Amazon EC2 uses ECC memory"},{"key":"ref15","year":"2018","journal-title":"Mac Pro (Late 2013) Memory specifications"},{"key":"ref16","year":"2018","journal-title":"ECC Brings Reliability and Power Efficiency to Mobile Devices"},{"key":"ref17","article-title":"23.3 A 4.8 Gb\/s\/pin 2Gb LPDDR4 SDRAM with sub-100&#x00B5;A self-refresh current for IoT applications","author":"kwak","year":"2017","journal-title":"ISSCC&#x2019;17"},{"key":"ref18","first-page":"4.20.19","article-title":"DDR3 SDRAM Unbuffered DIMM Design Specification","year":"2013","journal-title":"JEDEC Standard"},{"key":"ref19","first-page":"4.20.28","article-title":"DDR4 SDRAM Registered DIMM Design Specification","year":"2014","journal-title":"JEDEC Standard"},{"key":"ref4","author":"kobayashi","year":"2001","journal-title":"Evaluation of LSI soft errors induced by terrestrial cosmic rays and alpha particles"},{"key":"ref3","author":"mclellan","year":"2018","journal-title":"We Live on a Radioactive Planet Bombarded by Cosmic Rays"},{"key":"ref6","article-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges","author":"seaborn","year":"2015","journal-title":"Black Hat"},{"key":"ref5","article-title":"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors","author":"kim","year":"0","journal-title":"ISCA&#x2019; 14"},{"key":"ref8","article-title":"Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript","author":"gruss","year":"0","journal-title":"DIMVA&#x2019;16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref49","article-title":"Cache attacks and countermeasures: the case of AES","author":"osvik","year":"0","journal-title":"RSA&#x2019;06"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref46","article-title":"Throwhammer: Rowhammer Attacks over the Network and Defenses","author":"tatar","year":"0","journal-title":"USENIX ATC&#x2019;12"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.2307\/1971363"},{"key":"ref48","article-title":"FLUSH+ RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack","author":"yarom","year":"0","journal-title":"SEC&#x2019;"},{"key":"ref47","author":"lanteigne","year":"2016","journal-title":"How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware"},{"key":"ref42","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","author":"pessl","year":"0","journal-title":"SEC&#x2019;"},{"key":"ref41","author":"bains","year":"2018","journal-title":"Row Hammer Refresh Command"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.2307\/2371483"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.21236\/ADA606588"}],"event":{"name":"2019 IEEE Symposium on Security and Privacy (SP)","location":"San Francisco, CA, USA","start":{"date-parts":[[2019,5,19]]},"end":{"date-parts":[[2019,5,23]]}},"container-title":["2019 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8826229\/8835208\/08835222.pdf?arnumber=8835222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:47:12Z","timestamp":1658094432000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8835222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":71,"URL":"https:\/\/doi.org\/10.1109\/sp.2019.00089","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}