{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:29Z","timestamp":1773193589758,"version":"3.50.1"},"reference-count":66,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/sp46214.2022.9833664","type":"proceedings-article","created":{"date-parts":[[2022,7,27]],"date-time":"2022-07-27T19:28:05Z","timestamp":1658950085000},"page":"735-753","source":"Crossref","is-referenced-by-count":54,"title":["ProTRR: Principled yet Optimal In-DRAM Target Row Refresh"],"prefix":"10.1109","author":[{"given":"Michele","family":"Marazzi","sequence":"first","affiliation":[{"name":"ETH Z&#x00FC;rich,Computer Security Group"}]},{"given":"Patrick","family":"Jattke","sequence":"additional","affiliation":[{"name":"ETH Z&#x00FC;rich,Computer Security Group"}]},{"given":"Flavien","family":"Solt","sequence":"additional","affiliation":[{"name":"ETH Z&#x00FC;rich,Computer Security Group"}]},{"given":"Kaveh","family":"Razavi","sequence":"additional","affiliation":[{"name":"ETH Z&#x00FC;rich,Computer Security Group"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref13","first-page":"710","article-title":"Nethammer: Inducing Rowhammer Faults Through Network Requests","author":"lipp","year":"2020","journal-title":"EuroS&P"},{"key":"ref56","first-page":"212","article-title":"A 16gb 1.2v 3.2gb\/s\/pin ddr4 sdram with improved power distribution and repair strategy","author":"et al","year":"2018","journal-title":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)"},{"key":"ref12","article-title":"Throwhammer: Rowhammer Attacks over the Network and Defenses","author":"tatar","year":"2018","journal-title":"USENIX ATC"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref14","article-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges","author":"seaborn","year":"2015","journal-title":"Black Hat USA"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref52","first-page":"40","article-title":"A 1.2v 38nm 2.4gb\/s\/pin 2gb ddr4 sdram with bank group and &#x00D7;4 half-page architecture","author":"et al","year":"2012"},{"key":"ref55","first-page":"206","article-title":"A 16gb lpddr4x sdram with an nbti-tolerant circuit solution, an swd pmos gidl reduction technique, an adaptive gear-down scheme and a metastable-free dqs aligner in a 10nm class dram process","author":"et al","year":"2018","journal-title":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)"},{"key":"ref11","article-title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation","author":"xiao","year":"2016","journal-title":"Usenix Security"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"ref10","article-title":"Flip Feng Shui: Hammering a Needle in the Software Stack","author":"razavi","year":"2016","journal-title":"Usenix Security"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref51","article-title":"Target row refresh mechanism capable of effectively determining target row address to effectively mitigate row hammer errors without using counter circuit","author":"lai","year":"2021"},{"key":"ref50","article-title":"Apparatus and method including analog accumulator for determining row access rate and target row address used for refresh operation","author":"ayyapureddi","year":"2021"},{"key":"ref46","article-title":"Thoughts on Intel Xeon E5-2600 v2 Product Family Performance Optimisation Component Selection Guidelines","author":"kaczmarski","year":"2014"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3266444.3266454"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304039"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45749-6_33"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"ref9","article-title":"Guardion: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM","author":"van der veen","year":"2018","journal-title":"DIMVA"},{"key":"ref4","article-title":"SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript","author":"de ridder","year":"2021","journal-title":"Usenix Security"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref5","article-title":"Rowhammer.Js: A Remote Software-Induced Fault Attack in JavaScript","author":"gruss","year":"2016","journal-title":"DIMVA"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2018.00031"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"ref34","article-title":"Half-Double: Next-Row-Over Assisted Rowhammer","author":"llc","year":"2021","journal-title":"Google LLC Tech Rep"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-1387-4_6"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(82)90012-0"},{"key":"ref30","article-title":"JESD79-5, DDR5 Specification","year":"2020"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref39","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","author":"pessl","year":"2016","journal-title":"Usenix Security"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6030052"},{"key":"ref24","article-title":"CAn&#x2019;t Touch This: Software-Only Mitigation against Rowhammer Attacks targeting Kernel Memory","author":"brasser","year":"2017","journal-title":"Usenix Security"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"ref26","first-page":"28","article-title":"PThammer: Cross-User-Kernel-Boundary Rowhammer through Implicit Accesses","author":"zhang","year":"2020","journal-title":"Micro"},{"key":"ref25","article-title":"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks","author":"konoth","year":"2018","journal-title":"USENIX OSDI"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"ref20","first-page":"345","article-title":"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows","author":"ya?lik\u00e7i","year":"2021","journal-title":"HPCA"},{"key":"ref63","article-title":"Micron MT40A4G4JC-062E E 1z nm DDR4 Process Flow Full","year":"0"},{"key":"ref66","article-title":"Defeating Software Mitigations against Rowhammer: A Surgical Precision Hammer","author":"tatar","year":"2018","journal-title":"RAID"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"ref65","article-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation","author":"bennett","year":"2020","journal-title":"DRAMSec"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref28","article-title":"DDR4 SDRAM Datasheet","year":"2016","journal-title":"Tech Rep"},{"key":"ref27","article-title":"Green Memory Solution","author":"lee","year":"2014"},{"key":"ref29","article-title":"JESD79-4B, DDR4 Specification","year":"2017"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"ref62","article-title":"How Much Power Does Memory Use?","year":"0"},{"key":"ref61","article-title":"JEP300-1: Near-Term DRAM Level Rowhammer Mitigation","year":"2021"}],"event":{"name":"2022 IEEE Symposium on Security and Privacy (SP)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,5,22]]},"end":{"date-parts":[[2022,5,26]]}},"container-title":["2022 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9833550\/9833558\/09833664.pdf?arnumber=9833664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T23:21:53Z","timestamp":1699485713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9833664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":66,"URL":"https:\/\/doi.org\/10.1109\/sp46214.2022.9833664","relation":{},"subject":[],"published":{"date-parts":[[2022,5]]}}}