{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T11:09:26Z","timestamp":1745579366076,"version":"3.37.3"},"reference-count":106,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"funder":[{"DOI":"10.13039\/100000899","name":"Intel Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000899","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/sp46215.2023.10179309","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:18:15Z","timestamp":1689959895000},"page":"1220-1237","source":"Crossref","is-referenced-by-count":5,"title":["Half&Half: Demystifying Intel\u2019s Directional Branch Predictors for Fast, Secure Partitioned Execution"],"prefix":"10.1109","author":[{"given":"Hosein","family":"Yavarzadeh","sequence":"first","affiliation":[{"name":"University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammadkazem","family":"Taram","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shravan","family":"Narayan","sequence":"additional","affiliation":[{"name":"University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deian","family":"Stefan","sequence":"additional","affiliation":[{"name":"University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2006","key":"ref1","article-title":"The 2nd jilp championship branch prediction competition (cbp-2)"},{"year":"2011","key":"ref2","article-title":"The 3rd jilp championship branch prediction competition (cbp-3)"},{"volume-title":"The 4th jilp championship branch prediction competition (cbp-4)","year":"2014","key":"ref3"},{"year":"2016","key":"ref4","article-title":"The 5th jilp championship branch prediction competition (cbp-5)"},{"article-title":"the microarchitecture of intel, amd and via cpus","year":"2017","author":"Fog","key":"ref5"},{"year":"2019","key":"ref6","article-title":"sightglass: a benchmark suite and tool to compare different implementations of the same primitives"},{"article-title":"WASI: The WebAssembly system interface","year":"2019","author":"Gohman","key":"ref7"},{"volume-title":"the amd branch (mis)predictor: Just set it and forget it!","year":"2022","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77272-9_12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.10.031"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361356"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"article-title":"RFC: Speculative load hardening (a Spectre variant #1 mitigation)","year":"2018","author":"Carruth","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SecDev.2017.24"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00095"},{"volume-title":"Taming STIBP","year":"2018","author":"Corbet","key":"ref23"},{"volume-title":"Enable index masking by default","year":"2018","author":"de Mooij","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2870636"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173204"},{"key":"ref29","first-page":"1","article-title":"Spectreguard: An efficient data-centric defense mechanism against spectre attacks","volume-title":"Design Automation Conference (DAC)","author":"Fustos"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00011"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00036"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3062341.3062363"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref35","article-title":"Reading privileged memory with a side-channel","volume":"39","author":"Horn","year":"2018","journal-title":"Project Zero"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"article-title":"Power9 processor user\u2019s manual","volume-title":"Technical report","year":"2019","key":"ref37"},{"year":"2018","key":"ref38","article-title":"Intel analysis of speculative execution side channels"},{"year":"2018","key":"ref39","article-title":"Single thread indirect branch predictors"},{"volume-title":"Intel\u00ae C++ Compiler 19.1 Developer Guide and Reference","year":"2020","key":"ref40"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual","year":"2011","key":"ref41"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253199"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.40"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2021.24078"},{"article-title":"Speculative buffer overflows: Attacks and defenses","year":"2018","author":"Kiriansky","key":"ref46"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2024.3352537"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"ref51","first-page":"557","article-title":"Inferring fine-grained control flow inside {SGX} enclaves with branch shadowing","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Lee"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS47876.2019.00051"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"ref54","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Lipp"},{"key":"ref55","article-title":"Combining branch predictors","volume-title":"Technical report","author":"McFarling","year":"1993"},{"key":"ref56","first-page":"279","article-title":"lmbench: Portable tools for performance analysis","volume-title":"USENIX annual technical conference","author":"McVoy"},{"key":"ref57","first-page":"10","article-title":"A ppm-like, tag-based branch predictor","volume":"7","author":"Michaud","year":"2005","journal-title":"JILP-Championship Branch Prediction"},{"volume-title":"More Spectre mitigations in MSVC","year":"2020","key":"ref58"},{"article-title":"Demystifying intel branch predictors","volume-title":"Workshop on Duplicating, Deconstructing and Debunking","author":"Milenkovic","key":"ref59"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254111"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476809"},{"key":"ref62","first-page":"1433","article-title":"Swivel: Hardening {WebAssembly} against spectre","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Narayan"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582023"},{"article-title":"Introduction to cache allocation technology in the intel\u00ae xeon\u00ae processor e5 v4 family","year":"2016","author":"Nguyen","key":"ref64"},{"article-title":"You shall not bypass: Employing data dependencies to prevent bounds check bypass","year":"2018","author":"Oleksenko","key":"ref65"},{"key":"ref66","first-page":"1481","article-title":"{SpecFuzz}: Bringing spectre-type vulnerabilities to the surface","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Oleksenko"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143490"},{"year":"2022","key":"ref68","article-title":"Amd vs intel market share"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"article-title":"Context: Leakage-free transient execution","year":"2019","author":"Schwarz","key":"ref71"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"ref73","article-title":"The o-gehl branch predictor","author":"Seznec","year":"2004","journal-title":"JILP-Championship Branch Prediction"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.13"},{"key":"ref75","first-page":"1","article-title":"A 256 kbits l-tage branch predictor","volume":"9","author":"Seznec","year":"2007","journal-title":"JILP-Championship Branch Prediction"},{"key":"ref76","first-page":"117","article-title":"A new case for the tage branch predictor","volume-title":"IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Seznec"},{"key":"ref77","article-title":"Tage-sc-l branch predictors","author":"Seznec","year":"2014","journal-title":"JILP-Championship Branch Prediction"},{"key":"ref78","article-title":"Tage-sc-l branch predictors again","author":"Seznec","year":"2016","journal-title":"JILP-Championship Branch Prediction"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"ref80","first-page":"23","article-title":"A case for (partially) tagged geometric history length branch prediction","volume":"8","author":"Seznec","year":"2006","journal-title":"JILP-Championship Branch Prediction"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278522"},{"article-title":"Latest intel security news: Updated firmware available for 6th, 7th and 8th generation intel core processors, intel xeon scalable processors and more","year":"2018","author":"Shenoy","key":"ref82"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285940"},{"article-title":"Secsmt: Securing SMT processors against contention-based covert channels","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Taram","key":"ref85"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"ref88","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Tullsen"},{"article-title":"Retpoline: a software construct for preventing branch-target-injection","year":"2018","author":"Turner","key":"ref89"},{"key":"ref90","article-title":"Microbenchmarks and mechanisms for reverse engineering of modern branch predictor units","volume-title":"A Masters Thesis submitted to the University of Alabama","author":"Uzelac","year":"2008"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919652"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00089"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/3434330"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"article-title":"A case for reversible coherence protocol","year":"2020","author":"Wu","key":"ref96"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref98","first-page":"719","article-title":"{FLUSH+ RELOAD}: A high resolution, low noise, l3 cache {Side-Channel} attack","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Yarom"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/1629175.1629203"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/146628.139709"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00064"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477454"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378526"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586178"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00094"}],"event":{"name":"2023 IEEE Symposium on Security and Privacy (SP)","start":{"date-parts":[[2023,5,21]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10179215\/10179280\/10179309.pdf?arnumber=10179309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:16:33Z","timestamp":1721452593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10179309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":106,"URL":"https:\/\/doi.org\/10.1109\/sp46215.2023.10179309","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}