{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:44:57Z","timestamp":1773193497925,"version":"3.50.1"},"reference-count":76,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/sp46215.2023.10179327","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:18:15Z","timestamp":1689959895000},"page":"1684-1701","source":"Crossref","is-referenced-by-count":33,"title":["REGA: Scalable Rowhammer Mitigation with Refresh-Generating Activations"],"prefix":"10.1109","author":[{"given":"Michele","family":"Marazzi","sequence":"first","affiliation":[{"name":"ETH Zürich,Computer Security Group"}]},{"given":"Flavien","family":"Solt","sequence":"additional","affiliation":[{"name":"ETH Zürich,Computer Security Group"}]},{"given":"Patrick","family":"Jattke","sequence":"additional","affiliation":[{"name":"ETH Zürich,Computer Security Group"}]},{"given":"Kubo","family":"Takashi","sequence":"additional","affiliation":[{"name":"Zentel Japan"}]},{"given":"Kaveh","family":"Razavi","sequence":"additional","affiliation":[{"name":"ETH Zürich,Computer Security Group"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"ref2","article-title":"Half-double: Hammering from the next row over","author":"Kogler","year":"2022","journal-title":"USENIX Security"},{"key":"ref3","article-title":"JESD79-4B, DDR4 Specification","year":"2017"},{"key":"ref4","article-title":"JESD79-5, DDR5 Specification","year":"2020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref6","article-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges","author":"Seaborn","year":"2015","journal-title":"Black Hat USA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"ref11","article-title":"SMASH: Synchronized Many-Sided Rowhammer Attacks from JavaScript","author":"de Ridder","year":"2021","journal-title":"USENIX Security"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3266444.3266454"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref16","article-title":"Flip Feng Shui: Hammering a Needle in the Software Stack","author":"Razavi","year":"2016","journal-title":"USENIX Security"},{"key":"ref17","article-title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation","author":"Xiao","year":"2016","journal-title":"USENIX Security"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"ref19","article-title":"Throwhammer: Rowhammer Attacks over the Network and Defenses","author":"Tatar","year":"2018","journal-title":"USENIX ATC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW51379.2020.00102"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref31","article-title":"Half-Double: Next-Row-Over Assisted Rowhammer","author":"LLC","year":"2021","journal-title":"Tech. Rep."},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029773"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872390"},{"key":"ref36","article-title":"CAn\u2019t Touch This: Software-Only Mitigation against Rowhammer Attacks targeting Kernel Memory","author":"Brasser","year":"2017","journal-title":"USENIX Security"},{"key":"ref37","article-title":"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks","author":"Konoth","year":"2018","journal-title":"USENIX OSDI"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref41","article-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation","author":"Bennett","year":"2020","journal-title":"DRAMSec"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref43","article-title":"JESD795B","year":"2022"},{"key":"ref44","article-title":"JEP300-1, NEAR-TERM DRAM LEVEL ROWHAMMER MITIGATION","year":"2021"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref46","first-page":"1492","article-title":"Improving the error behavior of DRAM by exploiting its Z-channel property","volume-title":"DATE","author":"Kraft","year":"2018"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0812-3_5"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176869"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/4.535414"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref53","article-title":"SK hynix 21 nm DRAM Cell Technology: Comparison of 1st and 2nd generation","year":"2017"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/iccdcs.2000.869803"},{"key":"ref57","article-title":"LiteX Rowhammer Tester","year":"2022"},{"key":"ref58","journal-title":"MemTest86 - Official Site of the X86 Memory Testing Tool"},{"key":"ref59","article-title":"DDR4 SDRAM UDIMM Design Specification","year":"2019"},{"key":"ref60","article-title":"DDR4 SDRAM SODIMM Design Specification","year":"2019"},{"key":"ref61","article-title":"DDR3 SDRAM Unbuffered DIMM Design Specification","year":"2021"},{"key":"ref62","article-title":"SPD Annex L: Serial Presence Detect (SPD) for DDR4 SDRAM Modules, Release 6","year":"2022"},{"key":"ref63","article-title":"JESD4005A","year":"2022"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"ref65","article-title":"LTspice Simulator","year":"2022"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586146"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref70","article-title":"Predictive Technology Model (PTM)","author":"Integration","year":"2022"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859629"},{"key":"ref75","first-page":"1397","article-title":"{DOLMA}: Securing speculation with the principle of transient {non-Observability}","author":"Loughlin","year":"2021","journal-title":"USENIX Security"},{"key":"ref76","article-title":"How to Configure Row-Sampling-Based Rowhammer Defenses","author":"Saroiu","year":"2022","journal-title":"DRAMSec"}],"event":{"name":"2023 IEEE Symposium on Security and Privacy (SP)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10179215\/10179280\/10179327.pdf?arnumber=10179327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:16:10Z","timestamp":1721452570000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10179327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":76,"URL":"https:\/\/doi.org\/10.1109\/sp46215.2023.10179327","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}