{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T17:56:15Z","timestamp":1785952575273,"version":"3.56.0"},"reference-count":73,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/sp46215.2023.10179368","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:18:15Z","timestamp":1689959895000},"page":"2256-2272","source":"Crossref","is-referenced-by-count":23,"title":["SQUIP: Exploiting the Scheduler Queue Contention Side Channel"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Gast","sequence":"first","affiliation":[{"name":"Lamarr Security Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonas","family":"Juffinger","sequence":"additional","affiliation":[{"name":"Lamarr Security Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Martin","family":"Schwarzl","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gururaj","family":"Saileshwar","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Kogler","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simone","family":"Franza","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Markus","family":"K\u00f6stl","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/fdtc.2007.16"},{"key":"ref3","volume-title":"Open-Source Register Reference For AMD Family 17h Processors Models 00h-2Fh","year":"2018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3123408"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"ref6","article-title":"AMD64 Architecture Programmer\u2019s Manual","year":"2017"},{"key":"ref7","article-title":"Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors","year":"2017"},{"key":"ref8","article-title":"Software Optimization Guide for AMD EPYC 7001 Processors","year":"2017"},{"key":"ref9","article-title":"Software Optimization Guide for AMD EPYC 7002 Processors","year":"2020"},{"key":"ref10","article-title":"Software Optimization Guide for AMD EPYC 7003 Processors","year":"2020"},{"key":"ref11","article-title":"Processor Programming Reference (PPR) for AMD Family 19h Model 21h, Revision B0 Processors","year":"2021"},{"key":"ref12","article-title":"AMD Secure Encrypted Virtualization (SEV)","year":"2022"},{"key":"ref13","article-title":"PortSmash Mitigations","year":"2022"},{"key":"ref14","article-title":"SEV Secure Nested Paging Firmware ABI Specification","year":"2022"},{"key":"ref15","article-title":"mbed TLS","year":"2020"},{"key":"ref16","article-title":"Arm Architecture Reference Manual for A-profile architecture","year":"2022"},{"key":"ref17","article-title":"[v3,7\/8] x86emul: support RDPRU","author":"Beulich","year":"2019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"ref19","article-title":"Investigating Performance of Multi-Threading on Zen 3 and AMD Ryzen 5000","author":"Cutress","year":"2020"},{"key":"ref20","article-title":"Disallowing perf_event_open()","author":"Edge","year":"2016"},{"key":"ref21","article-title":"Re: [RFC PATCH v3 00\/16] Core scheduling v3","author":"Faggioli","year":"2019"},{"key":"ref22","article-title":"The microarchitecture of Intel, AMD, and VIA CPUs: An optimization guide for assembly programmers and compiler makers","author":"Fog","year":"2021"},{"key":"ref23","article-title":"Covert Shotgun: automatically finding SMT covert channels","author":"Fogh","year":"2016"},{"key":"ref24","article-title":"Systemd TODOs","year":"2022"},{"key":"ref25","article-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks","volume-title":"USENIX Security Symposium","author":"Gras"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_2"},{"key":"ref27","article-title":"Developer Reference for Intel Integrated Performance Primitives Cryptography","year":"2019"},{"key":"ref28","article-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2019"},{"key":"ref29","article-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 2 (2A, 2B & 2C): Instruction Set Reference, A-Z","year":"2019"},{"key":"ref30","article-title":"And a little more... big changes to the LDQ\/STQ sizes, and new \u2019coalescing retire queue\u2019 theory and sizes","author":"Johnson","year":"2021"},{"key":"ref31","article-title":"CVS: cvs.openbsd.org: src","author":"Kettenis","year":"2018"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref33","article-title":"Intel Hyper Threading Performance With A Core i7 On Ubuntu 18.04 LTS","author":"Larabel","year":"2018"},{"key":"ref34","article-title":"Core Scheduling","year":"2022"},{"key":"ref35","article-title":"AMD Prefetch Attacks through Power and Time","volume-title":"USENIX Security Symposium","author":"Lipp"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384746"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref38","doi-asserted-by":"crossref","DOI":"10.1145\/3357033","article-title":"Meltdown: Reading Kernel Memory from User Space","volume-title":"USENIX Security Symposium","author":"Lipp"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23294"},{"key":"ref42","volume-title":"Handbook of Applied Cryptography","author":"Menezes","year":"1996"},{"key":"ref43","article-title":"Managing Hyper-V hypervisor scheduler types","year":"2022"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-76953-0_2"},{"key":"ref45","article-title":"OpenSSL: The Open Source toolkit for SSL\/TLS","year":"2019"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref47","article-title":"Scheduling Techniques for Concurrent Systems","author":"Ousterhout","year":"1982","journal-title":"ICDCS"},{"key":"ref48","article-title":"Cache Missing for Fun and Profit","author":"Percival","year":"2005","journal-title":"BSDCan"},{"key":"ref49","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","volume-title":"USENIX Security Symposium","author":"Pessl"},{"key":"ref50","article-title":"Frontal Attack: Leaking Control-Flow in SGX via the CPU Frontend","volume-title":"USENIX Security Symposium","author":"Puddu"},{"key":"ref51","article-title":"Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks","volume-title":"USENIX Security Symposium","author":"Ragab"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3488932.3517411"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1071690.1064254"},{"key":"ref55","article-title":"A full task-isolation mode for the kernel","author":"Rybczy\u0144ska","year":"2020"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250704"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70972-7_13"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1186\/s42400-019-0042-y"},{"key":"ref60","article-title":"SPECWeb99","year":"2008"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2018.23221"},{"key":"ref62","article-title":"SecSMT: Securing SMT processors against Contention-Based covert channels","volume-title":"USENIX Security Symposium","author":"Taram"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"ref65","article-title":"Measuring Reorder Buffer Capacity","author":"Wong","year":"2013"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3093741"},{"key":"ref67","article-title":"Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud","volume-title":"USENIX Security Symposium","author":"Wu"},{"key":"ref68","article-title":"Xen Project 4.16.0 Archives","year":"2021"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.23105"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046670"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"ref72","article-title":"Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack","volume-title":"USENIX Security Symposium","author":"Yarom"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"}],"event":{"name":"2023 IEEE Symposium on Security and Privacy (SP)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10179215\/10179280\/10179368.pdf?arnumber=10179368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:14:32Z","timestamp":1721452472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10179368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":73,"URL":"https:\/\/doi.org\/10.1109\/sp46215.2023.10179368","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}