{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:43:38Z","timestamp":1772045018704,"version":"3.50.1"},"reference-count":75,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/sp46215.2023.10179440","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:18:15Z","timestamp":1689959895000},"page":"2273-2287","source":"Crossref","is-referenced-by-count":13,"title":["Scatter and Split Securely: Defeating Cache Contention and Occupancy Attacks"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Giner","sequence":"first","affiliation":[{"name":"Graz University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Steinegger","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antoon","family":"Purnal","sequence":"additional","affiliation":[{"name":"KU Leuven,Imec-COSIC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria","family":"Eichlseder","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Unterluggauer","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[{"name":"Graz University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"AMD SEV-SNP: Strengthening VM Isolation with Integrity Protection and More","year":"2020"},{"key":"ref2","volume-title":"ARM Architecture Reference Manual ARMv8","year":"2013"},{"key":"ref3","volume-title":"Armv8-A architecture: 2016 additions","year":"2016"},{"issue":"1","key":"ref4","first-page":"4","article-title":"The QARMA block cipher family: Almost MDS matrices over rings with zero divisors, nearly symmetric even-mansour constructions with non-involutory central rounds, and search heuristics for low-latency S-boxes","year":"2017","journal-title":"IACR Transactions on Symmetric Cryptology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77723-6_3"},{"key":"ref6","article-title":"Jigsaw: Scalable software-defined caches","author":"Beckmann","year":"2013","journal-title":"PACT"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53008-5_5"},{"key":"ref8","volume-title":"Cache-Timing Attacks on AES","author":"Bernstein","year":"2005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2964212"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00092"},{"key":"ref12","article-title":"PRINCEv2 \u2013 more security for (almost) no overhead","author":"Bo\u017eilov","year":"2020","journal-title":"SAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502320"},{"key":"ref14","article-title":"Intel SGX Explained","author":"Costan","year":"2016","journal-title":"Cryptology ePrint Archive, Report 2016\/086"},{"key":"ref15","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","volume-title":"USENIX Security Symposium","author":"Costan"},{"key":"ref16","volume-title":"AMD Rome Second Generation EPYC Review: 2x 64-core Benchmarked","author":"De Gelas","year":"2019"},{"key":"ref17","article-title":"HybCache: Hybrid side-channel-resilient caches for trusted execution environments","volume-title":"USENIX Security Symposium","author":"Dessouky"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2002.1180765"},{"issue":"4","key":"ref19","article-title":"Non-Monopolizable Caches: Low-Complexity Mitigation of Cache Side Channel Attacks","volume":"8","author":"Domnitser","year":"2011","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2018.i2.111-132"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2022.23149"},{"key":"ref22","volume-title":"The Ampere Altra Review: 2x 80 Cores Arm Server Performance Monster","year":"2020"},{"key":"ref23","article-title":"Thomas Unterluggauer, and Yuval Yarom","author":"Genkin","year":"2022","journal-title":"Cachefx: A framework for evaluating cache security"},{"key":"ref24","article-title":"AutoLock: Why Cache Attacks on ARM Are Harder Than You Think","volume-title":"USENIX Security Symposium","author":"Green"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref26","article-title":"How secure is your cache against side-channel attacks?","author":"He","year":"2017","journal-title":"MICRO"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_2"},{"key":"ref29","volume-title":"Pin A Dynamic Binary Instrumentation Tool","year":"2012"},{"key":"ref30","article-title":"Improving Real-Time Performance by Utilizing Cache Allocation Technology: Enhancing Performance via Allocation of the Processor\u2019s Cache","year":"2015"},{"key":"ref31","year":"2019","journal-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 3 (3A, 3B & 3C): System Programming Guide"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798277"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref35","article-title":"Random Fill Cache Architecture","author":"Liu","year":"2014","journal-title":"MICRO"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"ref38","article-title":"Reverse Engineering Intel Complex Addressing Using Performance Counters","author":"Maurice","year":"2015","journal-title":"RAID"},{"key":"ref39","article-title":"Carlo Alberto Boano, Stefan Mangard, and Kay R\u00f6mer. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud","author":"Maurice","year":"2017","journal-title":"NDSS"},{"key":"ref40","article-title":"Lmbench: Portable Tools for Performance Analysis","author":"McVoy","year":"1996","journal-title":"USENIX ATC"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3453684"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref44","article-title":"Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel","author":"Page","year":"2002","journal-title":"Cryptology ePrint Archive, Report 2002\/169"},{"key":"ref45","volume-title":"Scimark 2.0","author":"Pozo","year":"2004"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484816"},{"key":"ref48","author":"Purnal","year":"2019","journal-title":"Advanced profiling for probabilistic Prime+Probe attacks and covert channels in ScatterCache"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"ref52","year":"2019","journal-title":"The RISC-V Instruction Set Manual, Vol. II: Privileged Architecture, Version 20190608-Priv-MSU-Ratified"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref54","article-title":"MIRAGE: mitigating conflict-based cache attacks with a practical fully-associative design","volume-title":"USENIX Security Symposium","author":"Saileshwar"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000073"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2014.41"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1186\/s42400-019-0042-y"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00061"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165152"},{"key":"ref60","article-title":"Robust Website Fingerprinting Through The Cache Occupancy Channel","volume-title":"USENIX Security Symposium","author":"Shusterman"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1978.231482"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/sp40001.2021.00050"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00050"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062289"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.24086"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196003"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2008.4771781"},{"key":"ref71","article-title":"Daniel Gruss, and Stefan Mangard. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization","volume-title":"USENIX Security Symposium","author":"Werner"},{"key":"ref72","article-title":"Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack","volume-title":"USENIX Security Symposium","author":"Yarom"},{"key":"ref73","article-title":"Peeping Tom in the Neighborhood: Keystroke Eavesdropping on Multi-User Systems","volume-title":"USENIX Security Symposium","author":"Zhang"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"ref75","article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao"}],"event":{"name":"2023 IEEE Symposium on Security and Privacy (SP)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10179215\/10179280\/10179440.pdf?arnumber=10179440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:16:10Z","timestamp":1721452570000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10179440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":75,"URL":"https:\/\/doi.org\/10.1109\/sp46215.2023.10179440","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}