{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T06:58:13Z","timestamp":1782975493975,"version":"3.54.5"},"reference-count":53,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,18]],"date-time":"2026-05-18T00:00:00Z","timestamp":1779062400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,18]],"date-time":"2026-05-18T00:00:00Z","timestamp":1779062400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,18]]},"DOI":"10.1109\/sp63933.2026.00138","type":"proceedings-article","created":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T19:34:20Z","timestamp":1782934460000},"page":"696-715","source":"Crossref","is-referenced-by-count":0,"title":["AESpoly: Symmetric-Key Cryptographic Designs Using Instruction-Level Parallelism Between AES and Polynomial Hash"],"prefix":"10.1109","author":[{"given":"Yukihito","family":"Hiraga","sequence":"first","affiliation":[{"name":"The University of Electro-Communications,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yusuke","family":"Naito","sequence":"additional","affiliation":[{"name":"Mitsubishi Electric Corporation,Kanagawa,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Sasaki","sequence":"additional","affiliation":[{"name":"NTT Social Informatics Laboratories,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takeshi","family":"Sugawara","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","author":"Dworkin","year":"2007","journal-title":"NIST Special Publication 800\u201338D: Recommendation for block cipher modes of operation: Galois\/counter mode (GCM) and GMAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30556-9_27"},{"key":"ref3","author":"Gueron","year":"2010","journal-title":"Intel advanced encryption standard (AES) new instructions set"},{"key":"ref4","author":"Gueron","year":"2014","journal-title":"Intel carry-less multiplication instruction and its usage for computing the GCM mode"},{"key":"ref5","article-title":"AESE: AES single round encryption","year":"2024","journal-title":"Arm Ltd."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.109-136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/11761679_23"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24660-2_23"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46800-5_2"},{"key":"ref10","article-title":"The Third NIST Workshop on Block Cipher Modes of Operation 2023","volume-title":"NIST","year":"2023"},{"key":"ref11","volume-title":"NIST workshop on the requirements for an accordion cipher mode 2024","year":"2024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.IR.8552"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2018.i4.39-61"},{"key":"ref14","article-title":"Length-preserving encryption with HCTR2","author":"Crowley","year":"2021","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref15","article-title":"Practical Challenges with AES-GCM and the need for a new mode and wideblock cipher","volume-title":"presented at NIST The Third NIST Workshop on Block Cipher Modes of Operation 2023","author":"Kampanakis","year":"2023"},{"key":"ref16","article-title":"A BBB secure accordion mode from HCTR","volume-title":"Workshop Presentation","author":"Lee","year":"2024"},{"key":"ref17","article-title":"SHAKE modes of operation","volume-title":"presented at NIST The Third NIST Workshop on Block Cipher Modes of Operation 2023","author":"Daemen","year":"2023"},{"key":"ref18","first-page":"84","article-title":"Efficient instances of docked double decker with AES","author":"Dobraunig","year":"2024","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813613"},{"key":"ref20","first-page":"168","article-title":"AES-GCM-SIV: specification and analysis","author":"Gueron","year":"2017","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.17487\/rfc8452"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/11599548_15"},{"key":"ref23","author":"Linux Kernel","year":"2024","journal-title":"polyval-clmulni_asm.s"},{"key":"ref24","year":"2024","journal-title":"aes_ctrby8_avx-x86_64.s"},{"key":"ref25","article-title":"File-based encryption","volume-title":"Android Open Source Project","year":"2023"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21702-9_18"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46706-0_11"},{"key":"ref28","article-title":"AES-based authenticated encryption modes in parallel high-performance software","author":"Bogdanov","year":"2014","journal-title":"Cryptology ePrint Archive, 2014\/186"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53887-6_4"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SP54263.2024.00132"},{"key":"ref31","author":"Linux Kernel","year":"2024","journal-title":"aesni-intel_asm.s"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.17487\/rfc7253"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46035-7_25"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-30634-1_18"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74619-5_27"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael: AES - The Advanced Encryption Standard","author":"Daemen","year":"2002"},{"issue":"3","key":"ref37","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1006\/jcss.1999.1694","article-title":"The security of the cipher block chaining message authentication code","volume":"61","author":"Bellare","year":"2000","journal-title":"J. Comput. Syst. Sci."},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.147"},{"key":"ref39","article-title":"Intel 64 and IA-32 architectures optimization reference manual: Volume 1","year":"2024","journal-title":"Intel"},{"key":"ref40","year":"2023","journal-title":"Intel VTune profiler performance analysis cookbook"},{"key":"ref41","author":"Fog","year":"2024","journal-title":"Lists of instruction latencies, throughputs and microoperation breakdowns for Intel, AMD and VIA CPUs"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00014"},{"key":"ref43","first-page":"673","article-title":"uops.info: Characterizing latency, throughput, and port usage of instructions on intel microarchitectures","year":"2019","journal-title":"ASPLOS. ACM"},{"key":"ref44","volume-title":"How to benchmark code execution times on intel IA-32 and IA-64 instruction set architectures","author":"Paoloni","year":"2010"},{"key":"ref45","first-page":"392","article-title":"Making AES great again: the forthcoming vectorized AES instruction","author":"Drucker","year":"2018","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-021-00278-3"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30539-2_2"},{"key":"ref48","article-title":"Public comments on SP 800\u201338A, recommendation for block cipher modes of operation: Methods and techniques and SP 800\u201338A addendum, three variants of ciphertext stealing for CBC mode","year":"2021","journal-title":"NIST"},{"key":"ref49","volume-title":"Requirements for an accordion mode","author":"Guy","year":"2024"},{"key":"ref50","article-title":"NIST plans","volume-title":"Posted on NIST Ciphermodes Forum","author":"Morris","year":"2024"},{"key":"ref51","article-title":"Open Discussion Next Steps","volume-title":"Discussed at NIST Workshop","author":"Turan","year":"2024"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97652-1_18"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(81)90033-7"}],"event":{"name":"2026 IEEE Symposium on Security and Privacy (SP)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,5,18]]},"end":{"date-parts":[[2026,5,21]]}},"container-title":["2026 IEEE Symposium on Security and Privacy (SP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11573355\/11573356\/11573476.pdf?arnumber=11573476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:25:40Z","timestamp":1782969940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11573476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,18]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/sp63933.2026.00138","relation":{},"subject":[],"published":{"date-parts":[[2026,5,18]]}}}