{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:48:07Z","timestamp":1725515287062},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/spa.2016.7763626","type":"proceedings-article","created":{"date-parts":[[2016,12,5]],"date-time":"2016-12-05T21:55:23Z","timestamp":1480974923000},"page":"270-275","source":"Crossref","is-referenced-by-count":1,"title":["Architecture for parallelizing decoding of marker-free variable length code streams"],"prefix":"10.1109","author":[{"given":"Yousef","family":"Baroud","sequence":"first","affiliation":[]},{"given":"Jose Manuel Marinos","family":"Velarde","sequence":"additional","affiliation":[]},{"given":"Sven","family":"Simon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.1994.413814"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/76.143419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5370\/JEET.2014.9.4.1411"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106759"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/83.855427"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/103085.103089"},{"article-title":"Methods and devices for load balancing in parallel entropy coding and decoding","year":"2014","author":"korodi","key":"ref6"},{"article-title":"Parallelization of variable length decoding","year":"2013","author":"singh","key":"ref5"},{"year":"1993","key":"ref8","article-title":"ISO\/IEC 10918–1: 1993(E) CCIT Recommendation T.81"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0923-5965(99)00054-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2000.900914"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470828519"},{"key":"ref9","article-title":"A parallel codec architecture for marker-free variable length code streams","author":"baroud","year":"0","journal-title":"Proceedings of the 10th HiPEAC Workshop on Reconfigurable Computing (WRC) 2016"}],"event":{"name":"2016 Signal Processing: Algorithms, Architectures, Arrangements and Applications (SPA)","start":{"date-parts":[[2016,9,21]]},"location":"Poznan","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7747740\/7763033\/07763626.pdf?arnumber=7763626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T04:39:14Z","timestamp":1490935154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7763626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/spa.2016.7763626","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}