{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:36:33Z","timestamp":1725392193506},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/spcom.2018.8724488","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:48:36Z","timestamp":1559256516000},"page":"282-286","source":"Crossref","is-referenced-by-count":0,"title":["Floorplan Based Performance Evaluation of 3D Variants of Mesh and BFT Networks-on-Chip"],"prefix":"10.1109","author":[{"given":"Bheemappa","family":"Halavar","sequence":"first","affiliation":[]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.09.013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref13","first-page":"439","article-title":"Chapter 12 - Networks-On-Chip","author":"pasricha","year":"0","journal-title":"On-Chip Communication Architectures Systems on Silicon"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498550"},{"key":"ref15","first-page":"281","author":"xu","year":"2012","journal-title":"A Greedy Heuristic Approximation Scheduling Algorithm for 3D Multicore Processors"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283698"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref4","first-page":"159","article-title":"A systematic evaluation of emerging mesh-like CMP NoCs, in: Architectures for Networking and Communications Systems (ANCS)","author":"psathakis","year":"2015","journal-title":"2015 ACM\/IEEE Symp on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954688"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.51"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref8","first-page":"1961","article-title":"Performance evaluation of hierarchical NoC topologies for stacked 3D ICs","author":"debora","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.26"}],"event":{"name":"2018 International Conference on Signal Processing and Communications (SPCOM)","start":{"date-parts":[[2018,7,16]]},"location":"Bangalore, India","end":{"date-parts":[[2018,7,19]]}},"container-title":["2018 International Conference on Signal Processing and Communications (SPCOM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718087\/8724385\/08724488.pdf?arnumber=8724488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T02:46:18Z","timestamp":1643165178000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/spcom.2018.8724488","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}