{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:16:45Z","timestamp":1761581805664},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/ssci.2018.8628898","type":"proceedings-article","created":{"date-parts":[[2019,2,28]],"date-time":"2019-02-28T23:15:32Z","timestamp":1551395732000},"page":"1339-1345","source":"Crossref","is-referenced-by-count":1,"title":["Instrumenting Parametric Physical Layout for Multi-objective Optimisation"],"prefix":"10.1109","author":[{"given":"Linan","family":"Cao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon J.","family":"Bale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin A.","family":"Trefzer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A PCell design methodology for automatic layout generation of spiral inductor using skill script","author":"tayenjam","year":"2017","journal-title":"2017 International conference on Microelectronic Devices Circuits and Systems (ICMDCS) ICMDCS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.929651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EUMA.1993.336593"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44719-9_2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2005.11.018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCI.2006.1597059"},{"journal-title":"ELDO","year":"2004","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062302"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2002.802872"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203890"},{"journal-title":"Algorithms for VLSI Physical Design Automation","year":"2012","author":"sherwani","key":"ref8"},{"key":"ref7","first-page":"175","article-title":"Simultaneous routing and buffer insertion algorithm for interconnect delay optimization in vlsi layout design","author":"hani","year":"2008","journal-title":"Microelectronics 2008 ICM 2008 International Conference on"},{"journal-title":"Application of evolutionary algorithms for multiobjective optimization in VLSI and embedded systems","year":"2014","author":"bhuvaneswari","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770720"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"}],"event":{"name":"2018 IEEE Symposium Series on Computational Intelligence (SSCI)","start":{"date-parts":[[2018,11,18]]},"location":"Bangalore, India","end":{"date-parts":[[2018,11,21]]}},"container-title":["2018 IEEE Symposium Series on Computational Intelligence (SSCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8610062\/8628618\/08628898.pdf?arnumber=8628898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:24:37Z","timestamp":1598239477000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8628898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ssci.2018.8628898","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}