{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:14:40Z","timestamp":1740100480170,"version":"3.37.3"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009001","name":"PhD in Electronic Engineering at the University of York by Andrew Walter","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/ssci50451.2021.9659878","type":"proceedings-article","created":{"date-parts":[[2022,1,24]],"date-time":"2022-01-24T21:09:51Z","timestamp":1643058591000},"page":"01-09","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of Reduced Precision Integer Epigenetic Networks in Hardware"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Walter","sequence":"first","affiliation":[{"name":"University of York,Department of Computer Science,York,UK"}]},{"given":"Simon","family":"Bale","sequence":"additional","affiliation":[{"name":"University of York,Department of Computer Science,York,UK"}]},{"given":"Andy","family":"Tyrrell","sequence":"additional","affiliation":[{"name":"University of York,Department of Electronic Engineering,York,UK"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICES.2013.6613284"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1162\/artl_a_00267"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2001576.2001604"},{"journal-title":"LogiCORE IP Floating-Point Operator v5 0","year":"2014","author":"xilinx","key":"ref6"},{"journal-title":"Numerical Recipes in C++","year":"2002","author":"press","key":"ref11"},{"key":"ref5","article-title":"The Artifical Epigenetic Network","author":"turner","year":"2013","journal-title":"IEEE Conference on Evolvable Systems"},{"journal-title":"Zynq-7000 SoC Data Sheet","year":"2018","author":"xilinx","key":"ref8"},{"journal-title":"7 Series FPGAs Configurable Logic Block User Guide","year":"2016","author":"xilinx","key":"ref7"},{"journal-title":"Hardware Implementation of Epigenetic Networks","year":"2019","author":"walter","key":"ref2"},{"journal-title":"Vivado Design Suite AXI Reference Guide","year":"2017","author":"xilinx","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-23108-2_13"}],"event":{"name":"2021 IEEE Symposium Series on Computational Intelligence (SSCI)","start":{"date-parts":[[2021,12,5]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2021,12,7]]}},"container-title":["2021 IEEE Symposium Series on Computational Intelligence (SSCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9659537\/9659538\/09659878.pdf?arnumber=9659878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:58:09Z","timestamp":1659484689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9659878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ssci50451.2021.9659878","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}