{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T20:26:06Z","timestamp":1754598366713,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/ssd.2014.6808749","type":"proceedings-article","created":{"date-parts":[[2014,5,7]],"date-time":"2014-05-07T20:50:18Z","timestamp":1399495818000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["High performance two-stage charge-pump for spur reduction in CMOS PLL"],"prefix":"10.1109","author":[{"given":"Jung-woong","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam-soo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hye-im Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Da-sol Won","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ho-yong Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2172999"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.45"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.953487"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20092727"},{"key":"6","first-page":"14","article-title":"Charge pump regulation with integrated 0.35 ?m CMOS control circuit","author":"park","year":"2012","journal-title":"Proc IEEE Int Symp 2012 ISSSE"},{"key":"5","first-page":"277","article-title":"A low mismatch symmetric charge pump for the application in PLLs","author":"zhang","year":"2010","journal-title":"Proc IEEE Int Conf MIXDES 2010"},{"key":"4","first-page":"201","article-title":"Low power 1 GHz charge pump phase-locked loop in 0.18 um CMOS process","author":"zaziabl","year":"2011","journal-title":"Proc IEEE Int Conf PRIME 2011"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"8","first-page":"576","article-title":"Charge pump with a regulated cascode circuit for reducing current mismatch in PLLs","volume":"3","author":"noh","year":"2008","journal-title":"International Journal of Computers and Electrical Engineering"}],"event":{"name":"2014 11th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2014,2,11]]},"location":"Castelldefels-Barcelona, Spain","end":{"date-parts":[[2014,2,14]]}},"container-title":["2014 IEEE 11th International Multi-Conference on Systems, Signals & Devices (SSD14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6802828\/6808745\/06808749.pdf?arnumber=6808749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:53:55Z","timestamp":1490309635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6808749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ssd.2014.6808749","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}