{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:32:07Z","timestamp":1730298727291,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/ssd.2018.8570405","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T01:25:04Z","timestamp":1544664304000},"page":"1447-1452","source":"Crossref","is-referenced-by-count":1,"title":["An Enhanced Variable Phase Accumulator with Minimal Hardware Complexity Dedicated to ADPLL Applications"],"prefix":"10.1109","author":[{"given":"Sehmi","family":"Saad","sequence":"first","affiliation":[]},{"given":"Mongia","family":"Mhiri","sequence":"additional","affiliation":[]},{"given":"Aymen Ben","family":"Hammadi","sequence":"additional","affiliation":[]},{"given":"Kamel","family":"Besbes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Phase accumulator for digital phase locked loop», WO Patent App","author":"xu","year":"2009","journal-title":"PCT\/FI2008\/050593 Google Patents"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2010.2047453"},{"year":"1997","author":"zimmerman","journal-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TEC.1960.5219822"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TC.1982.1675982"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICCECE.2016.8009537"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCSI.2015.2403036"},{"key":"ref17","article-title":"A Novel Power Delay Optimized 32-bit Parallel Prefix Adder For High Speed Computing","volume":"2","author":"ramanathan","year":"2009","journal-title":"International Journal of Recent Trends in Engineering"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1007\/s10470-017-1032-1"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/CICC.2007.4405864"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCSII.2004.842067"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/4.845191","article-title":"Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements","volume":"35","author":"nikolic","year":"2000","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCSII.2005.858754"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1002\/0470041951"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2005.859587"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2004.836345"},{"year":"2002","author":"staszewski","journal-title":"Digital deep-submicron CMOS frequency synthesis for RF wireless applications","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCSI.2012.2206500"}],"event":{"name":"2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2018,3,19]]},"location":"Hammamet","end":{"date-parts":[[2018,3,22]]}},"container-title":["2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8546735\/8570358\/08570405.pdf?arnumber=8570405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:21:40Z","timestamp":1598228500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8570405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ssd.2018.8570405","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}