{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:13:36Z","timestamp":1725495216908},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/ssd.2018.8570509","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T01:25:04Z","timestamp":1544664304000},"page":"1028-1031","source":"Crossref","is-referenced-by-count":0,"title":["A Reusable Hybrid RISC Processor with Programmable Instruction Set"],"prefix":"10.1109","author":[{"given":"Hajer","family":"Najjar","sequence":"first","affiliation":[]},{"given":"Riad","family":"Bourguiba","sequence":"additional","affiliation":[]},{"given":"Jaouhar","family":"Mouine","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"the DLX instruction set architecture handbook","author":"sailer","year":"1996","journal-title":"Morgan Kaufmann"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"patterson","key":"ref3"},{"key":"ref10","article-title":"The design warrior's guide to FPGAs","author":"maxfield","year":"2004","journal-title":"ElsevierlN ewnes"},{"key":"ref6","article-title":"Customizable embedded processors, design technologies and applications","author":"ienne","year":"2006","journal-title":"Morgan Kaufmann"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902643"},{"journal-title":"See MIPS Run","year":"2010","author":"sweetman","key":"ref5"},{"key":"ref12","article-title":"Implementation of soft-core processors in FPGAs","author":"minev","year":"2007","journal-title":"International Scientific Conference UNITECH'07"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1509288.1509294"},{"journal-title":"Altera Corporation","article-title":"Nios II Custom Instruction, user guide","year":"2011","key":"ref7"},{"key":"ref2","article-title":"Computer Organization and Design","author":"patterson","year":"2007","journal-title":"Morgan Kaufmann"},{"key":"ref9","article-title":"Implementation of a baseline RISC for the realization of a dynamically reconfigurable processor","author":"najjar","year":"2015","journal-title":"International Multi-Conference on Systems, Sygnals & Devices"},{"key":"ref1","article-title":"Digital Design and Computer architecture","author":"harris","year":"2012","journal-title":"Morgan Kaufmann"}],"event":{"name":"2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2018,3,19]]},"location":"Hammamet","end":{"date-parts":[[2018,3,22]]}},"container-title":["2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8546735\/8570358\/08570509.pdf?arnumber=8570509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:12:54Z","timestamp":1598235174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8570509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ssd.2018.8570509","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}