{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:33:10Z","timestamp":1730298790469,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/ssd.2018.8570602","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T01:25:04Z","timestamp":1544664304000},"page":"1037-1040","source":"Crossref","is-referenced-by-count":0,"title":["On the Design of Nanoscale CMOS Threshold-Logic Adders"],"prefix":"10.1109","author":[{"given":"Mawahib","family":"Hussein Sulieman","sequence":"first","affiliation":[]},{"given":"Zakaria","family":"FadlAlrnoula Himat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"227","article-title":"Low weight and fan-in neural networks for basic arithmetic operations","volume":"4","author":"cotofana","year":"1997","journal-title":"Proc IMACS World Congress Scientific Computation Modeling and Applied Maths"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.817389"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref13","first-page":"310","article-title":"Reliability of NAND-2 CMOS gates from threshold voltage variations","author":"beiu","year":"2009","journal-title":"Proc Intl Conference in Innovations in Information Technoogy"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.831429"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.32"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696110"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(02)00112-X"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269003"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2010.5697892"},{"key":"ref2","first-page":"1","article-title":"Stability aspects of single electron threshold logic based 4 bit carry lookahead adder","author":"ghosh","year":"2015","journal-title":"Proc Intl Conf on Computer Communication Control and Information Technology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608953"},{"journal-title":"Majority logic binary adder","year":"0","author":"betts","key":"ref9"}],"event":{"name":"2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2018,3,19]]},"location":"Hammamet","end":{"date-parts":[[2018,3,22]]}},"container-title":["2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8546735\/8570358\/08570602.pdf?arnumber=8570602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:38:41Z","timestamp":1598240321000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8570602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ssd.2018.8570602","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}