{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:33:39Z","timestamp":1730298819351,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/ssd.2018.8570678","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T01:25:04Z","timestamp":1544664304000},"page":"846-851","source":"Crossref","is-referenced-by-count":3,"title":["Run-time Reconfigurable Network-On-Chip: A Survey"],"prefix":"10.1109","author":[{"given":"Hiliwi","family":"Leake Kidane","sequence":"first","affiliation":[]},{"given":"El-Bay","family":"Bourennane","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2994133.2994134"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2009.113"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090728"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339136"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2068064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCT.2014.7054999"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2351833"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837316"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2008.33"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"232","DOI":"10.1007\/978-3-642-12267-5_13","article-title":"A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication","volume":"313","author":"rana","year":"2010","journal-title":"VLSI-SoC Design Methodologies for Soc and SiP ser IFIP Advances in Information and Communication Technology"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681443"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492725"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AMS.2007.112"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981529"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1626810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250477"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.12.002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0791-1"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536964"},{"key":"ref5","first-page":"21","article-title":"Survey of network on chip (noc) architectures & contributions","volume":"3","author":"agarwal","year":"2009","journal-title":"Journal Of Engineering Computing And Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244035"},{"key":"ref7","article-title":"Fpga run-time reconfiguration: Two approaches","volume":"1 0","author":"corporation","year":"2008","journal-title":"Altera White Paper"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311208"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.72"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090804"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515715"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2066586"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580150"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380761"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008788"},{"key":"ref25","article-title":"A new efficient and reliable dynamically reconfigurable network-on-chip","volume":"2012","author":"killian","year":"2012","journal-title":"J Electr Comput Eng"}],"event":{"name":"2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2018,3,19]]},"location":"Hammamet","end":{"date-parts":[[2018,3,22]]}},"container-title":["2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8546735\/8570358\/08570678.pdf?arnumber=8570678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:06:40Z","timestamp":1598231200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8570678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/ssd.2018.8570678","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}