{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:38:05Z","timestamp":1730299085804,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1109\/ssd52085.2021.9429434","type":"proceedings-article","created":{"date-parts":[[2021,5,20]],"date-time":"2021-05-20T19:59:22Z","timestamp":1621540762000},"page":"874-878","source":"Crossref","is-referenced-by-count":2,"title":["Non-Fourier heat conduction effect in nanoscale FinFET and GAAFET Transistor"],"prefix":"10.1109","author":[{"given":"Maissa","family":"Belkhiria","sequence":"first","affiliation":[]},{"given":"Fraj","family":"Echouchene","sequence":"additional","affiliation":[]},{"given":"Nejeh","family":"Jaba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"19","article-title":"Computer-aided thermal analysis","author":"maudgal","year":"1991","journal-title":"Hybrid Circuit Technology"},{"key":"ref3","first-page":"3.1.1","article-title":"An enhanced 16 nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high performance applications","author":"wu","year":"0","journal-title":"IEDM Tech Dig"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1109\/LED.2006.873381","article-title":"High-performance fully depleted silicon nanowire (diameter\/spl les\/5 nm) gate-all-around CMOS devices","volume":"27","author":"singh","year":"2006","journal-title":"IEEE Electron Device Letters"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jtherbio.2015.02.008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.05.004"},{"journal-title":"La Th&#x00E9 orie Analytique de la Chaleur","year":"0","author":"fourier","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3048919"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2017.2689738"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1140\/epjp\/s13360-020-00180-7"},{"key":"ref2","first-page":"381","article-title":"High performance 14 nm SOI FinFET CMOS technology with $0.0174\\ \\mu\\ \\mathrm{m}2$ embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"0","journal-title":"IEDM Tech Dig"},{"journal-title":"Fundamentals of Heat and Mass Transfer","year":"0","author":"incropera","key":"ref9"},{"key":"ref1","first-page":"371","article-title":"A 14 nm logic technology featuring 2nd-generationFinFET, air-gapped interconnects self-aligned double patterning and a $0.0588\\ \\mu \\mathrm{m}$ 2 SRAM cell size","author":"natarajan","year":"0","journal-title":"IEDM Tech Dig"}],"event":{"name":"2021 18th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2021,3,22]]},"location":"Monastir, Tunisia","end":{"date-parts":[[2021,3,25]]}},"container-title":["2021 18th International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9429268\/9429289\/09429434.pdf?arnumber=9429434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:27Z","timestamp":1652197287000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9429434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,22]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ssd52085.2021.9429434","relation":{},"subject":[],"published":{"date-parts":[[2021,3,22]]}}}