{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:18:07Z","timestamp":1766578687006,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T00:00:00Z","timestamp":1616371200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004351","name":"Sultan Qaboos University (SQU)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004351","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004686","name":"Deanship of Scientific Research (DSR)","doi-asserted-by":"publisher","award":["IG\/ENG\/ECED\/19\/01"],"award-info":[{"award-number":["IG\/ENG\/ECED\/19\/01"]}],"id":[{"id":"10.13039\/501100004686","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3,22]]},"DOI":"10.1109\/ssd52085.2021.9429480","type":"proceedings-article","created":{"date-parts":[[2021,5,20]],"date-time":"2021-05-20T19:59:22Z","timestamp":1621540762000},"page":"1004-1009","source":"Crossref","is-referenced-by-count":19,"title":["PYNQ FPGA Hardware implementation of LeNet-5-Based Traffic Sign Recognition Application"],"prefix":"10.1109","author":[{"given":"Amna","family":"Maraoui","sequence":"first","affiliation":[]},{"given":"Seifeddine","family":"Messaoud","sequence":"additional","affiliation":[]},{"given":"Soulef","family":"Bouaafia","sequence":"additional","affiliation":[]},{"given":"Ahmed Chiheb","family":"Ammari","sequence":"additional","affiliation":[]},{"given":"Lazhar","family":"Khriji","sequence":"additional","affiliation":[]},{"given":"Mohsen","family":"Machhout","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"32","article-title":"Cnp: An fpga-based processor for convolutional networks","author":"cl\u00e9ment","year":"0","journal-title":"2009 International Conference on Field Programmable Logic and Applications"},{"journal-title":"PYNQ Python productivity for Zynq","year":"2018","key":"ref11"},{"key":"ref12","first-page":"65","article-title":"Finn: A framework for fast, scalable binarized neural network inference","author":"yaman","year":"0","journal-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"journal-title":"The implementation of a deep recurrent neural network language model on a xilinx fpga","year":"2017","author":"yufeng","key":"ref13"},{"key":"ref14","first-page":"587","article-title":"On how to efficiently implement deep learning algorithms on pynq platform","author":"luca","year":"0","journal-title":"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"},{"key":"ref15","first-page":"64","article-title":"Accelerator Implementation of Lenet-5 Convolution Neural Network Based on FPGA with HLS","author":"dai","year":"0","journal-title":"2019 3rd International Conference on Circuits System and Simulation (ICCSS)"},{"key":"ref16","first-page":"223","article-title":"A PYNQ-based framework for rapid CNN prototyping","author":"w","year":"0","journal-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"},{"journal-title":"The MNIST Database of Handwritten Digits","year":"1998","author":"yann","key":"ref17"},{"year":"0","key":"ref18"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1007\/s11263-015-0816-y","article-title":"Imagenet large scale visual recognition challenge","volume":"115","author":"olga","year":"2015","journal-title":"International Journal of Computer Vision"},{"key":"ref3","first-page":"580","article-title":"Rich feature hierarchies for accurate object detection and semantic segmentation","author":"ross","year":"0","journal-title":"Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition"},{"key":"ref6","first-page":"26","article-title":"Going deeper with embedded fpga platform for convolutional neural network","author":"jiantao","year":"0","journal-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref5","first-page":"1748302619873601","article-title":"Pedestrian detection based on improved LeNet-5 convolutional neural network","volume":"13","author":"chuan-wei","year":"2019","journal-title":"Journal of Algorithms & Computational Technology"},{"key":"ref8","first-page":"247","article-title":"A dynamically configurable coprocessor for convolutional neural networks","author":"srimat","year":"0","journal-title":"Proceedings of the 37th Annual International Symposium on Computer Architecture"},{"key":"ref7","first-page":"161","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"chen","year":"0","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.iot.2020.100314"},{"key":"ref1","first-page":"323","article-title":"Deep learning for medical image processing: Overview, challenges and the future","author":"imran","year":"2018","journal-title":"Classification in BioApps"},{"key":"ref9","first-page":"16","article-title":"Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks","author":"naveen","year":"0","journal-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"}],"event":{"name":"2021 18th International Multi-Conference on Systems, Signals & Devices (SSD)","start":{"date-parts":[[2021,3,22]]},"location":"Monastir, Tunisia","end":{"date-parts":[[2021,3,25]]}},"container-title":["2021 18th International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9429268\/9429289\/09429480.pdf?arnumber=9429480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:26Z","timestamp":1652197286000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9429480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,22]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ssd52085.2021.9429480","relation":{},"subject":[],"published":{"date-parts":[[2021,3,22]]}}}