{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:02:29Z","timestamp":1781884949219,"version":"3.54.5"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,17]],"date-time":"2025-02-17T00:00:00Z","timestamp":1739750400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,17]],"date-time":"2025-02-17T00:00:00Z","timestamp":1739750400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,17]]},"DOI":"10.1109\/ssd64182.2025.10989839","type":"proceedings-article","created":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T17:05:31Z","timestamp":1747760731000},"page":"1174-1179","source":"Crossref","is-referenced-by-count":1,"title":["FPGA Implementation of a Real-Time Application Based on RISC-V Cores"],"prefix":"10.1109","author":[{"given":"Amr","family":"Abdelhafez","sequence":"first","affiliation":[{"name":"Friedrich-Alexander University Erlangen-Nuremberg,Department of Computer Science,Erlangen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farhad","family":"EbrahimiAzandaryani","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University Erlangen-Nuremberg,Department of Computer Science,Erlangen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurizio","family":"Bianconi","sequence":"additional","affiliation":[{"name":"Research and Development, Siemens Healthineers,Forchheim,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University Erlangen-Nuremberg,Department of Computer Science,Erlangen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/info14020064"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"ref3","volume-title":"Study and Development of a Radiation-Hardened Implementation of the RISC-V Processor on Reconfigurable Devices","author":"Vacca","year":"2021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.14316\/pmp.2021.32.1.1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10243118"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1148\/radiol.2522081845"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS60919.2024.10508921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2024.105058"},{"key":"ref9","volume-title":"VexRiscv: A Configurable RISC-V Implementation","year":"2024"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES51350.2021.9489067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/lascas45839.2020.9068952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2021.3092744"},{"key":"ref13","volume-title":"A Low Power Parallel RISC-V Processor in 22nm FDSOI Technology for Medical Ultrasound","author":"Asdal","year":"2022"},{"key":"ref14","volume-title":"Data Transmission Protocol in a Signal and Data Network","author":"Mitsuhashi","year":"2008"},{"key":"ref15","volume-title":"Potato: A Simple RISC-V Processor","year":"2023"},{"key":"ref16","article-title":"NOVA Core","volume":"3","year":"2024","journal-title":"Chair of Computer Science"},{"key":"ref17","volume-title":"NOVACore","author":"EbrahimtAzandaryani","year":"2025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/jcm11216553"},{"key":"ref19","volume-title":"What Is a Digital Twin?","year":"2024"},{"key":"ref20","volume-title":"RISC-V GNU Toolchain","author":"Community","year":"2024"},{"key":"ref21","volume-title":"Questa Advanced Simulator","author":"Siemens","year":"2024"},{"key":"ref22","volume-title":"RISC-V User ISA Manual","author":"Foundation","year":"2024"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1976.1162774"}],"event":{"name":"2025 IEEE 22nd International Multi-Conference on Systems, Signals & Devices (SSD)","location":"Monastir, Tunisia","start":{"date-parts":[[2025,2,17]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE 22nd International Multi-Conference on Systems, Signals & Devices (SSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10989785\/10989811\/10989839.pdf?arnumber=10989839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:15:08Z","timestamp":1747808108000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10989839\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,17]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ssd64182.2025.10989839","relation":{},"subject":[],"published":{"date-parts":[[2025,2,17]]}}}