{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:29:03Z","timestamp":1763724543561,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,15]],"date-time":"2021-04-15T00:00:00Z","timestamp":1618444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,15]],"date-time":"2021-04-15T00:00:00Z","timestamp":1618444800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,15]],"date-time":"2021-04-15T00:00:00Z","timestamp":1618444800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,15]]},"DOI":"10.1109\/syscon48628.2021.9447066","type":"proceedings-article","created":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T21:20:08Z","timestamp":1623273608000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Trusted Inter-Process Communication Using Hardware Enclaves"],"prefix":"10.1109","author":[{"given":"Newton C.","family":"Will","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiago","family":"Heinrich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amanda B.","family":"Viescinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos A.","family":"Maziero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Innovative technology for CPU based attestation and sealing","author":"anati","year":"2020","journal-title":"Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy"},{"key":"ref11","article-title":"SkyBridge: Fast and secure inter-process communication for microkernels","author":"mi","year":"2020","journal-title":"Proceedings of the 14th EuroSys Conference"},{"key":"ref12","article-title":"XPC: Architectural support for secure and efficient cross process call","author":"du","year":"2020","journal-title":"Proceedings of the 46th International Symposium on Computer Architecture"},{"key":"ref13","first-page":"401","article-title":"Harmonizing performance and isolation in microkernels with efficient intra-kernel isolation and communication","author":"gu","year":"2020","journal-title":"Proceedings of the USENIX Annual Technical Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICTTA.2008.4530360"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.17485\/ijst\/2014\/v7i6.6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1229304"},{"journal-title":"CurveCP Usable security for the Internet","year":"2011","author":"bernstein","key":"ref17"},{"journal-title":"ZeroMQ RFC 26\/CURVEZMQ","year":"2020","key":"ref18"},{"key":"ref19","article-title":"A trusted message bus built on top of D-Bus","author":"will","year":"2020","journal-title":"Proceedings of the XX Brazilian Symposium on Information and Computational Systems Security"},{"key":"ref28","first-page":"857","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","author":"costan","year":"2016","journal-title":"Proceedings of the 25th USENIX Security Symposium"},{"key":"ref4","first-page":"64","article-title":"Evaluation of inter-process communication mechanisms","volume":"86","author":"venkataraman","year":"2015","journal-title":"Architecture"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WISA.2016.45"},{"key":"ref3","article-title":"Securing inter-process communications in SELinux","author":"shimko","year":"2007","journal-title":"Proceedings of the 3rd Annual Security Enhanced Linux Symposium"},{"key":"ref6","article-title":"D-Bus specification","author":"pennington","year":"2020","journal-title":"freedesktop org"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3006703"},{"key":"ref5","article-title":"Inter-process communication, analysis, guidelines and its impact on computer security","author":"spasov","year":"2010","journal-title":"Proceedings of the 7th International Conference for Informatics and Information Technology"},{"key":"ref8","article-title":"Innovative instructions and software model for isolated execution","author":"mckeen","year":"2020","journal-title":"Proceedings of the 2ndInternational Workshop on Hardware and Architectural Support for Security and Privacy"},{"journal-title":"Intel Corporation","article-title":"Intel Software Guard Extensions SDK for Linux OS Developer Reference","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TELSKS.2003.1246300"},{"key":"ref9","article-title":"SecureStreams: A reactive middleware framework for secure data stream processing","author":"havet","year":"2020","journal-title":"Proceedings of the 11th International Conference on Distributed and Event-based Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/103720.114701"},{"key":"ref20","first-page":"11","article-title":"A comparative analysis on software architecture styles","volume":"7","author":"akmel","year":"2017","journal-title":"International Journal of Foundations of Computer Science"},{"key":"ref22","article-title":"Man-in-the-Machine: Exploiting ill-secured communication inside the computer","author":"bui","year":"2018","journal-title":"Proceedings of the 27th USENIX Security Symposium"},{"key":"ref21","article-title":"Using a shared SGX enclave in the UNIX PAM authentication service","author":"will","year":"2020","journal-title":"Proceedings of the 14th Annual International Systems Conference"},{"key":"ref24","article-title":"How to benchmark code execution times on Intel IA-32 and IA-64 instruction set architectures","author":"paoloni","year":"2010","journal-title":"Intel Corporation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/11745853_14"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.5220\/0006373706960703"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/ett.3735"}],"event":{"name":"2021 IEEE International Systems Conference (SysCon)","start":{"date-parts":[[2021,4,15]]},"location":"Vancouver, BC, Canada","end":{"date-parts":[[2021,5,15]]}},"container-title":["2021 IEEE International Systems Conference (SysCon)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9447020\/9447051\/09447066.pdf?arnumber=9447066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:22Z","timestamp":1652197342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9447066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,15]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/syscon48628.2021.9447066","relation":{},"subject":[],"published":{"date-parts":[[2021,4,15]]}}}