{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:08:25Z","timestamp":1748750905361,"version":"3.41.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T00:00:00Z","timestamp":1743984000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T00:00:00Z","timestamp":1743984000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,7]]},"DOI":"10.1109\/syscon64521.2025.11014821","type":"proceedings-article","created":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T17:43:30Z","timestamp":1748627010000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Hyperscaler's Perspective on Platform Debug Capabilities for OCP Compliant AI Hardware"],"prefix":"10.1109","author":[{"given":"Anna Mary","family":"Mathew","sequence":"first","affiliation":[{"name":"Microsoft,Austin,TX,USA"}]},{"given":"Katherine","family":"Desmet","sequence":"additional","affiliation":[{"name":"Microsoft,Redmond,WA,USA"}]},{"given":"Tommy","family":"Yan","sequence":"additional","affiliation":[{"name":"Microsoft,Redmond,WA,USA"}]},{"given":"Pavan Kumar","family":"Popuri","sequence":"additional","affiliation":[{"name":"Microsoft,Vancouver,BC,Canada"}]}],"member":"263","reference":[{"volume-title":"OAI OAM Base Specification R2.0 V1.0","year":"2023","author":"Compute Project","key":"ref1"},{"journal-title":"OAI UBB Base Specification R2.0 V1.0","year":"2023","author":"Compute Project","key":"ref2"},{"journal-title":"OCP GPU & RAS Requirements v0.9","key":"ref3"},{"journal-title":"Teledyne LeCroy - Protocol Analyzer - Interposers and Probes","article-title":"Protocol Analyzer - Interposers and Probes","author":"LeCroy","key":"ref4"},{"journal-title":"PCI Express\u00ae 5.0 Compliance Testing","key":"ref5","article-title":"PCI Express\u00ae 5.0 Compliance Testing"},{"journal-title":"PCI Express\u00ae 4.0 \u00d7 8 MidBus Probe User Manual","article-title":"PCI Express\u00ae 4.0 \u00d7 8 MidBus Probe User Manual","author":"LeCroy","key":"ref6"},{"journal-title":"PCI Express\u00ae Retimers vs. Redrivers: An Eye-Popping Difference - Astera Labs","key":"ref7","article-title":"PCI Express\u00ae Retimers vs. Redrivers: An Eye-Popping Difference"},{"journal-title":"Redfish Resource and Schema Guide","key":"ref8","article-title":"Redfish Resource and Schema Guide"},{"journal-title":"Redfish Specification","key":"ref9","article-title":"Redfish Specification"},{"key":"ref10","first-page":"1283","article-title":"IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","year":"2014","journal-title":"IEEE Std 1687\u20132014"},{"journal-title":"Redfish LogEntry for CPER WIP","key":"ref11"},{"journal-title":"GitHub-ROCm\/ROCm: AMD ROCm\u2122 Software - GitHub Home","key":"ref12","article-title":"GitHub - ROCm\/ROCm: AMD ROCm\u2122 Software"},{"volume-title":"ROCm Documentation","key":"ref13","article-title":"ROCm tools, compilers, and runtimes"},{"volume-title":"ROCm Documentation","key":"ref14","article-title":"Using ROCm for HPC"},{"journal-title":"InfinityHub-CI\/rochpl at main \u2022 amd\/InfinityHub-CI. GitHub","key":"ref15","article-title":"InfinityHub-CI\/rochpl at main \u2022 amd\/InfinityHub-CI"},{"journal-title":"ROCm System Management Interface (ROCm SMI) library - ROCm SMI LIB 7.3.0 Documentation","key":"ref16","article-title":"ROCm System Management Interface (ROCm SMI) library ROCm SMI LIB 7.3.0 Documentation"},{"journal-title":"ROCm Validation Suite documentation - RVS 1.0.0 Documentation","key":"ref17","article-title":"ROCm Validation Suite documentation"},{"volume-title":"The Linux Kernel Documentation","key":"ref18","article-title":"AMDGPU RAS Support"},{"volume-title":"nvidia-smi - NVIDIA System Management Interface program","key":"ref19"},{"journal-title":"Debug Utilities - NVIDIA Docs","key":"ref20","article-title":"Debug Utilities - NVIDIA Docs"},{"journal-title":"NVIDIA Firmware Tools (MFT)","key":"ref21","article-title":"NVIDIA Firmware Tools (MFT)"},{"journal-title":"mlxlink Utility - NVIDIA Docs","key":"ref22","article-title":"mlxlink Utility - NVIDIA Docs"},{"journal-title":"HW Field Diag:: GPU Deployment and Management Documentation","key":"ref23","article-title":"The NVIDIA Field Diagnostic Software"},{"journal-title":"PCI Express LTSSM stress using BMC-based Embedded JTAG\/ITP | ASSET InterTech","key":"ref24","article-title":"PCI Express LTSSM stress using BMC-based Embedded JTAG\/ITP"},{"journal-title":"teledynelecroy.com\/doc\/leq-response-during-training-app-note","article-title":"PCIe LTSSM Link Partner TxEQ Response Characterization and Debug during Link Equalization Training","author":"LeCroy","key":"ref25"},{"journal-title":"GitHub google\/pcie_lmt","key":"ref26","article-title":"google\/pcie_lmt"},{"article-title":"OCP-Diag-CTAM","volume-title":"GitHub Repository","year":"2023","key":"ref27"},{"volume-title":"Hardware Testing at Hyperscale","year":"2021","key":"ref28"},{"article-title":"CTAM - Compliance Tool for Accelerator Manageability","volume-title":"Presented by Nvidia, Microsoft, Meta, Youtube","year":"2024","key":"ref29"},{"journal-title":"OCP DC-SCM Specification","key":"ref30","article-title":"OCP DC-SCM Specification"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/vts52500.2021.9794171"},{"journal-title":"facebook-ocp-debug-card-with-lcd-spec_v1p0","key":"ref32","article-title":"OCP Debug Card with LCD Spec v1.0"},{"journal-title":"Overview - NVIDIA DCGM Documentation latest documentation","key":"ref33","article-title":"Overview - NVIDIA DCGM Documentation latest documentation"},{"journal-title":"NVIDIA DCGM | NVIDIA Developer","key":"ref34","article-title":"NVIDIA DCGM | NVIDIA Developer"},{"journal-title":"DCGM Diagnostics - NVIDIA DCGM Documentation latest documentation","key":"ref35","article-title":"DCGM Diagnostics"},{"journal-title":"NVIDIA Management Library (NVML) | NVIDIA Developer","key":"ref36","article-title":"NVIDIA Management Library (NVML)"},{"journal-title":"SEL Troubleshooting Guide for Intel\u00ae Server Boards based on the 1st or 2nd Gen Intel\u00ae Xeon\u00ae Scalable Processor Families","article-title":"SEL Troubleshooting Guide for Intel\u00ae Server Boards based on the 1st or 2nd Gen Intel\u00ae Xeon\u00ae Scalable Processor Families","author":"Corporation","key":"ref37"}],"event":{"name":"2025 IEEE International systems Conference (SysCon)","start":{"date-parts":[[2025,4,7]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2025,4,10]]}},"container-title":["2025 IEEE International systems Conference (SysCon)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11014641\/11014642\/11014821.pdf?arnumber=11014821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:57:18Z","timestamp":1748667438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11014821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,7]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/syscon64521.2025.11014821","relation":{},"subject":[],"published":{"date-parts":[[2025,4,7]]}}}