{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T14:58:34Z","timestamp":1782917914583,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Aerosp. Electron. Syst."],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/taes.2023.3266314","type":"journal-article","created":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T17:33:42Z","timestamp":1681234422000},"page":"1-12","source":"Crossref","is-referenced-by-count":5,"title":["Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9752-6073","authenticated-orcid":false,"given":"Yao-Ming","family":"Kuo","sequence":"first","affiliation":[{"name":"Monolithic Power Systems (MPS), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6552-7020","authenticated-orcid":false,"given":"Mark F.","family":"Flanagan","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garcia-Herrero","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8275-1745","authenticated-orcid":false,"given":"\u00d5scar","family":"Ruano","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-11973-7_37"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2292900"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3169495"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.1998.706440"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126208"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICICSE52190.2021.9404134"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2344113"},{"key":"ref31","article-title":"Ibex: An embedded 32 bit RISC-V CPU core","year":"2022"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SCC49971.2021.00008"},{"key":"ref33","year":"2022"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00020"},{"key":"ref32","first-page":"1:1?1:18","article-title":"Vicuna: A timing-predictable RISC-V vector coprocessor for scalable parallel computation","author":"platzer","year":"0","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3093242"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2909762"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250908"},{"key":"ref39","article-title":"RISC-V cryptographic extension proposals volume I: Scalar & entropy source instructions","author":"zeh","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2983185"},{"key":"ref38","article-title":"The RISC-V instruction set manual, volume I: Base user-level ISA","author":"waterman","year":"2011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2636574"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939858"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2013.142"},{"key":"ref23","article-title":"Triple module redundancy design techniques for virtex FPGAs","author":"carmichael","year":"2001"},{"key":"ref45","article-title":"Ara Github repository: Issue 116","year":"2022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASMS-SPSC.2012.6333104"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3019403"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2721948"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00016"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3174587"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060690"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181071"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.5028\/jatm.v9i3.853"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref28","first-page":"1213","article-title":"An efficient NB-LDPC decoder architecture for space telecommand links","volume":"68","author":"\u00e1lvarez","year":"2021","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2021.3126127"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3031234"},{"key":"ref9","article-title":"NOEL-V Processor","year":"2022"},{"key":"ref4","article-title":"Introducing the T2 card","year":"2022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3042448"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5GWF52925.2021.00019"},{"key":"ref5","first-page":"1","article-title":"AgilexTM generation of IntelFPGAs","author":"ganusov","year":"0","journal-title":"Proc IEEE Hot Chips 32 Symp"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.219-242"}],"container-title":["IEEE Transactions on Aerospace and Electronic Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7\/7778228\/10098873.pdf?arnumber=10098873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,10]],"date-time":"2023-10-10T20:32:40Z","timestamp":1696969960000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10098873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/taes.2023.3266314","relation":{},"ISSN":["0018-9251","1557-9603","2371-9877"],"issn-type":[{"value":"0018-9251","type":"print"},{"value":"1557-9603","type":"electronic"},{"value":"2371-9877","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}