{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T02:06:57Z","timestamp":1755223617708,"version":"3.43.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"European Commission's Horizon Chips Joint Undertaking","award":["101140087","PCI2024-153411"],"award-info":[{"award-number":["101140087","PCI2024-153411"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Aerosp. Electron. Syst."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/taes.2025.3561732","type":"journal-article","created":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T13:53:47Z","timestamp":1744811627000},"page":"10181-10193","source":"Crossref","is-referenced-by-count":0,"title":["SafeSU-2L: An Advanced Multicore Interference Statistics Unit for a RISC-V Space SoC"],"prefix":"10.1109","volume":"61","author":[{"given":"Francisco","family":"Bas","sequence":"first","affiliation":[{"name":"Frontgrade Gaisler AB, Göteborg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8561-7795","authenticated-orcid":false,"given":"Sergi","family":"Alcaide","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guillem","family":"Cabo","sequence":"additional","affiliation":[{"name":"Frontgrade Gaisler AB, Göteborg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8108-619X","authenticated-orcid":false,"given":"Ilham","family":"Lasfar","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9074-8690","authenticated-orcid":false,"given":"Feng","family":"Chang","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7019-5373","authenticated-orcid":false,"given":"Francisco","family":"Fuentes","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Canal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Benedicte","sequence":"additional","affiliation":[{"name":"Graphcore Prudential Buildings, Bristol, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9798-0233","authenticated-orcid":false,"given":"Juan Carlos","family":"Rodriguez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7951-4028","authenticated-orcid":false,"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645925"},{"key":"ref3","first-page":"109","article-title":"Bounding resource-contention interference in the next-generation multipurpose processor (NGMP)","volume-title":"Proc. 8th Eur. Congr. Embedded Real Time Softw. Syst.","author":"Jalle","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref5","first-page":"1","article-title":"Understanding interference in critical multicore systems","volume-title":"Proc. 24th Data Syst. in Aerosp. Conf.","author":"Cazorla","year":"2019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465444"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774515"},{"first-page":"661","article-title":"General acceptable means of compliance for airworthiness of products, parts and appliances (AMC-20)","year":"2022","key":"ref8"},{"year":"2023","key":"ref9","article-title":"NOEL-V Processor"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SCC49971.2021.00010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509440"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715155"},{"year":"2019","key":"ref13","article-title":"GR740 quad-core LEON4 SPARC V8 processor"},{"key":"ref14","first-page":"2.1","article-title":"TACLeBench: A benchmark collection to support worst-case execution time research","volume-title":"Proc. 16th Int. Workshop Worst-Case Execution Time Anal.","author":"Falk","year":"2016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196077"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"ref17","article-title":"Multicore shared memory interference analysis through hardware performance counters","volume-title":"Proc. 10th Eur. Congr. Embedded Real Time Softw. Syst.","author":"Gonzlez","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013051"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18656-2_14"},{"key":"ref20","article-title":"On how to identify cache coherence: Case of the NXP QorIQ T4240","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst.","volume":"165","author":"Sensfelder","year":"2020"},{"key":"ref21","first-page":"1","article-title":"METrICS: A measurement environment for multi-core time critical systems","volume-title":"Proc. 9th Eur. Congr. Embedded Real Time Softw. Syst.","author":"Girbal","year":"2018"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"ref23","article-title":"WCET derivation under single core equivalence with explicit memory budget assignment","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst.","volume":"76","author":"Mancuso"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3403\/30349969"},{"journal-title":"","article-title":"DO-178C \/ ED-12C, software considerations in airborne systems and equipment certification","year":"2011","key":"ref25"},{"volume-title":"Road VehiclesFunct. Saf.","year":"2009","key":"ref26"}],"container-title":["IEEE Transactions on Aerospace and Electronic Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/7\/11122308\/10966197.pdf?arnumber=10966197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T05:22:32Z","timestamp":1754976152000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/taes.2025.3561732","relation":{},"ISSN":["0018-9251","1557-9603","2371-9877"],"issn-type":[{"type":"print","value":"0018-9251"},{"type":"electronic","value":"1557-9603"},{"type":"electronic","value":"2371-9877"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}