{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:18:26Z","timestamp":1725520706402},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/tai.2002.1180847","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"521-526","source":"Crossref","is-referenced-by-count":2,"title":["A genetic testing framework for digital integrated circuits"],"prefix":"10.1109","author":[{"family":"Xiaoming Yu","sequence":"first","affiliation":[]},{"given":"A.","family":"Fin","sequence":"additional","affiliation":[]},{"given":"F.","family":"Fummi","sequence":"additional","affiliation":[]},{"given":"E.M.","family":"Rudnick","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.124398"},{"key":"ref11","article-title":"Design verification of VHDL specifications through functional testing","author":"ferrandi","year":"1999","journal-title":"Internal Report 3–99"},{"journal-title":"The Art of Software Testing","year":"1979","author":"myers","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971937"},{"key":"ref16","article-title":"Symbolic optimization of interacting controllers based on redundancy identification and removal","author":"ferrandi","year":"2002","journal-title":"IEEE Trans Computer-Aided-Design to appear"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2001.966704","article-title":"AMLETO: A multilanguage environment for functional test generation","author":"fin","year":"2001","journal-title":"Proc the Intl Test Conf"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/DAC.1996.545619","article-title":"Identifying sequential redundencies without search","author":"iyer","year":"1996","journal-title":"Proc 33rd Design Automation Conf"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810714"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.511578"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.658571"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639688"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.736134"},{"journal-title":"Verilog Digital Computer Design Algorithms Into Hardware","year":"1999","author":"arnold","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655915"}],"event":{"name":"14th IEEE International Conference on Tools with Artificial Intelligence (ICTAI 2002)","acronym":"TAI-02","location":"Washington, DC, USA"},"container-title":["14th IEEE International Conference on Tools with Artificial Intelligence, 2002. (ICTAI 2002). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8408\/26514\/01180847.pdf?arnumber=1180847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T03:50:06Z","timestamp":1585021806000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1180847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/tai.2002.1180847","relation":{},"subject":[]}}