{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:12:36Z","timestamp":1785420756054,"version":"3.56.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Biomed. Circuits Syst."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tbcas.2010.2081362","type":"journal-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T21:14:12Z","timestamp":1289423652000},"page":"410-416","source":"Crossref","is-referenced-by-count":99,"title":["A 10-b 50-MS\/s 820-$\\mu $W SAR ADC With On-Chip Digital Calibration"],"prefix":"10.1109","volume":"4","author":[{"given":"Masato","family":"Yoshioka","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiyoshi","family":"Ishikawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takeshi","family":"Takayama","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanroku","family":"Tsukamoto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425771"},{"key":"ref11","first-page":"386","article-title":"a 10 b 100 ms\/s 1.13 mw sar adc with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","first-page":"236","article-title":"a 0.92 mw 10-bit 50-ms\/s sar adc in 0.13 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\rm m}$<\/tex> <\/formula> cmos process","author":"liu","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","first-page":"250","article-title":"a 1.2 v 4.5 mw 10 b 100 ms\/s pipeline adc in a 65 nm cmos","author":"boulemnakher","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373386"},{"key":"ref15","first-page":"238","article-title":"an 820 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu {\\rm w} $<\/tex><\/formula> 9 b 40 ms\/s noise-tolerant dynamic-sar adc in 90 nm digital cmos","author":"giannini","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"382","article-title":"a 0.06 <formula formulatype=\"inline\"><tex notation=\"tex\">${\\rm mm}^{2}$<\/tex><\/formula> 8.9 b enob 40 ms\/s pipelined sar adc in 65 nm cmos","author":"furuta","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"a 6-bit 600-ms\/s 5.3-mw asynchronous adc in 0.13-<formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\rm m}$<\/tex> <\/formula> cmos","volume":"41","author":"chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"176","article-title":"a 1.2 v 10 b 20 msample\/s non-binary successive approximation adc in 0.13 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\rm m}$<\/tex><\/formula> cmos","volume":"xlv","author":"kuttner","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref5","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> CMOS SAR ADC achieving over 90 dB SFDR","volume":"xlxiii","author":"liu","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conference Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref7","first-page":"566","article-title":"a 0.16 pj\/conversion-step 2.5 mw 1.25 gs\/s 4 b adc in a 90 nm digital cmos process","volume":"xlix","author":"van der plas","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052231"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032639"},{"key":"ref9","first-page":"76","article-title":"a 1.1 v 50 mw 2.5 gs\/s 7 b time-interleaved <formula formulatype=\"inline\"><tex notation=\"tex\">${\\rm c}$<\/tex> <\/formula>-<formula formulatype=\"inline\"><tex notation=\"tex\">$2{\\rm c}$<\/tex> <\/formula> sar adc in 45 nm lp digital cmos","author":"alpman","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Biomedical Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4156126\/5643253\/05621876.pdf?arnumber=5621876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:44Z","timestamp":1633913264000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5621876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":16,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tbcas.2010.2081362","relation":{},"ISSN":["1932-4545","1940-9990"],"issn-type":[{"value":"1932-4545","type":"print"},{"value":"1940-9990","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}