{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:02:53Z","timestamp":1775836973974,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Foundation for Scientific Research of Belgium"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Biomed. Circuits Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tbcas.2019.2928793","type":"journal-article","created":{"date-parts":[[2019,7,15]],"date-time":"2019-07-15T23:42:22Z","timestamp":1563234142000},"page":"999-1010","source":"Crossref","is-referenced-by-count":163,"title":["MorphIC: A 65-nm 738k-Synapse\/mm$^2$ Quad-Core Binary-Weight Digital Neuromorphic Processor With Stochastic Spike-Driven Online Learning"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1879-0288","authenticated-orcid":false,"given":"Charlotte","family":"Frenkel","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7147-5124","authenticated-orcid":false,"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2678-1613","authenticated-orcid":false,"given":"David","family":"Bol","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7554\/eLife.22901"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1038\/323533a0","article-title":"Learning representations by back-propagating errors","volume":"323","author":"rumelhart","year":"1986","journal-title":"Nature"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882213"},{"key":"ref32","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.71.061907"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00665"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2014.2379294"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref34","first-page":"4.2.1","article-title":"Neuromorphic architectures for spiking deep neural networks","author":"indiveri","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2726060"},{"key":"ref40","doi-asserted-by":"crossref","DOI":"10.3389\/fnins.2015.00141","article-title":"A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses","volume":"9","author":"qiao","year":"2015","journal-title":"Frontiers Neurosci"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00324"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1162\/neco_a_01086"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2386892"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1109\/VTEST.2000.843853","article-title":"A 4096-neuron 1M-synapse 3.8pJ\/SOP spiking neural network with on-chip STDP learning and sparse weights in 10 nm FinFET CMOS","author":"chen","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref17","article-title":"A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons","author":"seo","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050219"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.11.2881"},{"key":"ref28","article-title":"A 65-nm 738k-synapse\/mm$^2$ quad-core binary-weight digital neuromorphic processor with stochastic spike-driven online learning","author":"frenkel","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref27","article-title":"The MNIST database of handwritten digits","author":"lecun","year":"1998"},{"key":"ref3","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"0","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref6","first-page":"222","article-title":"An always-on 3.8\ufffd$\\mu$J\/86percent CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28 nm CMOS","author":"bankman","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/72.286916"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357071"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"717","DOI":"10.1109\/JPROC.2014.2314454","article-title":"Spike-based synaptic plasticity in silicon: Design, implementation, application, and challenges","volume":"102","author":"azghadi","year":"0","journal-title":"Proc IEEE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2761335"},{"key":"ref1","first-page":"242","article-title":"A 28 nm SoC with a 1.2 GHz 568nJ\/prediction sparse deep-neural-network engine with $>$0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref46","first-page":"1117","article-title":"Backpropagation for energy-efficient neuromorphic computing","author":"esser","year":"0","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref20","first-page":"145","article-title":"A 0.086-mm$^2$ 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"frenkel","year":"2019","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref45","first-page":"30c","article-title":"A 3.43 TOPS\/W 48.9 pJ\/pixel 50.1 nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40 nm CMOS","author":"buhler","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref48","article-title":"10 nm technology leadership","author":"mistry","year":"2017","journal-title":"Leading at the Edge Intel Technology and Manufacturing"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2889779"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1177\/1073858406293182"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2197858"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542317"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310165"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2572164"},{"key":"ref44","first-page":"50c","article-title":"A 640M pixel\/s 3.65\ufffdmW sparse event-driven neuromorphic object recognition processor with on-chip learning","author":"kim","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"ref43","first-page":"487","article-title":"A neuromorphic systems approach to in-memory computing with non-ideal memristive devices: From mitigation to exploitation","author":"payvand","year":"2018","journal-title":"Faraday Discussions"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"}],"container-title":["IEEE Transactions on Biomedical Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4156126\/8891924\/08764001.pdf?arnumber=8764001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:05:45Z","timestamp":1657746345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8764001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tbcas.2019.2928793","relation":{},"ISSN":["1932-4545","1940-9990"],"issn-type":[{"value":"1932-4545","type":"print"},{"value":"1940-9990","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}