{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:18:11Z","timestamp":1694636291245},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1972,8,1]],"date-time":"1972-08-01T00:00:00Z","timestamp":81475200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1972,8]]},"DOI":"10.1109\/tc.1972.5009041","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"858-866","source":"Crossref","is-referenced-by-count":88,"title":["A New Representation for Faults in Combinational Digital Circuits"],"prefix":"10.1109","volume":"C-21","author":[{"given":"Donald R.","family":"Schertz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gernot","family":"Metze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223162"},{"key":"ref11","first-page":"77","article-title":"multiple-fault-detection tests for loop-free logic networks","author":"klayton","year":"1971","journal-title":"Dig 1971 IEEE Int Comput Soc Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009116"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223124"},{"key":"ref4","author":"schertz","year":"1969","journal-title":"On the representatoin of digital faults"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"ref6","first-page":"483","author":"poage","year":"1963","journal-title":"Mathematical Theory of Automata"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009041"},{"key":"ref8","first-page":"261","article-title":"the use of connection graphs for the detection of digital faults","author":"schertz","year":"1969","journal-title":"Proc 7th Annu Allerton Conf Circuit and System Theory"},{"key":"ref7","author":"chang","year":"1970","journal-title":"Fault Diagnosis of Digital Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219384"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/T-C.1971.223129","article-title":"fault equivalence in combinational logic networks","volume":"c 20","author":"mccluskey","year":"1971","journal-title":"IEEE Transactions on Computers"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009035\/05009041.pdf?arnumber=5009041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:19Z","timestamp":1638218359000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1972,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.1972.5009041","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1972,8]]}}}