{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T06:25:57Z","timestamp":1780727157363,"version":"3.54.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1976,5,1]],"date-time":"1976-05-01T00:00:00Z","timestamp":199756800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1976,5,1]],"date-time":"1976-05-01T00:00:00Z","timestamp":199756800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1976,5,1]],"date-time":"1976-05-01T00:00:00Z","timestamp":199756800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,5]]},"DOI":"10.1109\/tc.1976.1674637","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"496-503","source":"Crossref","is-referenced-by-count":62,"title":["Interconnections Between Processors and Memory Modules Using the Shuffle-Exchange Network"],"prefix":"10.1109","volume":"C-25","author":[{"family":"Lang","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/1003059"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223171"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/321450.321457"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.229159"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223205"},{"key":"ref5","author":"kraska","year":"1969","journal-title":"Array storage allocation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008976"},{"key":"ref8","author":"lawrie","year":"1973","journal-title":"Memory-processor connection network"},{"key":"ref7","author":"lang","year":"1974","journal-title":"Vector computations in array computers"},{"key":"ref2","first-page":"307","article-title":"sorting networks and their applications","volume":"32","author":"batcher","year":"1968","journal-title":"AFIPS SJCC Proceedings"},{"key":"ref9","author":"orcutt","year":"1974","journal-title":"Efficient data routing schemes for Illiac IV-type computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.229158"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35147\/01674637.pdf?arnumber=1674637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:10Z","timestamp":1752102490000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,5]]},"references-count":12,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.1674637","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[1976,5]]}}}