{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:32Z","timestamp":1759146932334,"version":"3.41.2"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,6]]},"DOI":"10.1109\/tc.1976.1674660","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"605-613","source":"Crossref","is-referenced-by-count":49,"title":["Truth-Table Verification of an Iterative Logic Array"],"prefix":"10.1109","volume":"C-25","author":[{"family":"Dias","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Escola Politécnica, University of São Paulo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Multiple-fault analysis in combinational logic circuit","year":"1975","author":"dias","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SWCT.1964.8"},{"journal-title":"Finite-State Models for Logical Machines","year":"1968","author":"hennie","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-86190-1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref3","first-page":"484","article-title":"derivation of optimum tests to detect faults in combinational circuit","author":"poage","year":"1963","journal-title":"in Proc Symp Math Theory of Automata"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1967.33"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/T-C.1975.224249","article-title":"fault masking in combinational logic circuits","volume":"c 24","author":"dias","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223363"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223286"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3999.001.0001","author":"hennie","year":"1961","journal-title":"Iterative Arrays of Logical Circuits Cambridge"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1958.5222661"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223651"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35148\/01674660.pdf?arnumber=1674660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:16Z","timestamp":1752102496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,6]]},"references-count":13,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.1674660","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1976,6]]}}}