{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:40:01Z","timestamp":1752104401820,"version":"3.41.2"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,6]]},"DOI":"10.1109\/tc.1976.1674666","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"645-652","source":"Crossref","is-referenced-by-count":7,"title":["Processor Testability and Design Consequences"],"prefix":"10.1109","volume":"C-25","author":[{"family":"Robach","sequence":"first","affiliation":[{"name":"ENSIMAG, University of Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Saucier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lebrun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224261"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1974.tb02802.x"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468149"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"journal-title":"Testabilit\ufffd du controle dans un processeur","year":"1975","author":"robach","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref12","article-title":"methodologie de test efficace pour des unites centrales","author":"robach","year":"1975","journal-title":"5th Annu Int Symp on Fault-Tolerant Computing"},{"journal-title":"Th\ufffdse de Docteur-Ing\ufffdnieur","year":"1975","author":"robach","key":"ref8"},{"journal-title":"Test et maintenance d'un centre de commutation t\ufffdl\ufffdphonique Impact sur la conception","year":"1975","author":"rainard","key":"ref7"},{"key":"ref2","article-title":"system test plan","author":"robach","year":"1975","journal-title":"Missouri Symp on Advanced Automation"},{"key":"ref9","article-title":"symetrie, recurrence et test","author":"verdillon","year":"1975","journal-title":"5th Annu Int Symp on Fault-Tolerant Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1965.3"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35148\/01674666.pdf?arnumber=1674666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:15Z","timestamp":1752102495000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,6]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.1674666","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1976,6]]}}}