{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:00Z","timestamp":1759146600801,"version":"3.41.2"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1976,6,1]],"date-time":"1976-06-01T00:00:00Z","timestamp":202435200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,6]]},"DOI":"10.1109\/tc.1976.1674670","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"664-667","source":"Crossref","is-referenced-by-count":21,"title":["On Monte Carlo Testing of Logic Tree Networks"],"prefix":"10.1109","volume":"C-25","author":[{"given":"P.","family":"Agrawal","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of Southern California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"489","DOI":"10.1109\/T-C.1975.224251","article-title":"an advanced fault isolation system for digital logic","volume":"c 24","author":"benowitz","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009081"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224264"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224289"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0045-7906(73)90013-X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref2","first-page":"26","article-title":"a graph theoretical and probabilistic approach to the fault detection of digital circuits","author":"rault","year":"1971","journal-title":"Dig Papers 20th Fault-Tolerant Computing Symp"},{"key":"ref1","article-title":"a logic test generation system using a parallel simulator","author":"moreno","year":"1971","journal-title":"Dep Comput Sci"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35148\/01674670.pdf?arnumber=1674670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:17Z","timestamp":1752102497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,6]]},"references-count":8,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.1674670","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1976,6]]}}}